Cleaning chamber walls after ITO plasma etching process

被引:1
|
作者
Younesy, Salma [1 ,2 ]
Petit-Etienne, Camille [2 ]
Barnola, Sebastien [3 ]
Gouraud, Pascal [1 ]
Cunge, Gilles [2 ]
机构
[1] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France
[2] LTM CNRS, 17 Ave Martyrs, F-38054 Grenoble 09, France
[3] CEA LETI, 17 Ave Martyrs, F-38054 Grenoble 09, France
关键词
Plasma etching; chamber walls; ITO; cleaning process; ICP;
D O I
10.1117/12.2549210
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The integration of new materials in the next generation of optoelectronic devices leads to several challenges. For instance, the etching of indium tin oxide (ITO, In2O3:Sn) faces the issue of the low volatility of In- and Sn-based etch products at room temperature. This is challenging for the etching process itself, but even more problematic when the inductively coupled plasma (ICP) reactor must be cleaned after etching: since the reactor walls are bombarded by low energy ions only, the removal of In- and Sn-based products redeposited on the walls can be very long and laborious. Therefore, we have investigated several plasma chemistries to find the most efficient reactor cleaning process suitable for ITO plasma etching. The results show that after ITO plasma etching the walls are indeed contaminated by indium. At the low temperature at which the reactor walls are regulated, BCl3/Cl-2 cleaning plasma is ineffective to remove this deposit while HBr and CH4/Cl-2 chemistries provide promising results.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] The optimization of chamber cleaning in the etching equipment
    Yajima, Teruo
    Watanabe, Munenori
    Kawabata, Youichirou
    Ohtake, Koji
    Endo, Minoru
    Aoyama, Masaki
    Imaoka, Kazunori
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 328 - 331
  • [2] New chamber walls conditioning and cleaning strategies to improve the stability of plasma processes
    Cunge, G
    Pelissier, B
    Joubert, O
    Ramos, R
    Maurice, C
    PLASMA SOURCES SCIENCE & TECHNOLOGY, 2005, 14 (03): : 599 - 609
  • [3] PLASMA ETCHING CHAMBER.
    Desilets, B.H.
    IBM technical disclosure bulletin, 1983, 26 (7 B): : 3567 - 3569
  • [4] Maintenance Scheduling of Plasma Etching Chamber in Wafer Fabrication for High-Yield Etching Process
    Le Minh Duc
    Tan, Cher Ming
    Luo, Ming
    Leng, Ian Chan Hian
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2014, 27 (02) : 204 - 211
  • [5] Environmentally harmonious etching process for cleaning amorphous silicon and tungsten in chemical vapor deposition chamber
    Fujita, K
    Kobayashi, S
    Ito, M
    Hori, M
    Goto, T
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 1999, 2 (03) : 219 - 223
  • [6] The plasma etching methods for minimizing Mask CD variation by cleaning process.
    Shin, Hyun Duck
    Jeong, Soo Kyeong
    Jung, Ho Yong
    Kim, Sang Pyo
    Yim, Dong Gyu
    PHOTOMASK TECHNOLOGY 2012, 2012, 8522
  • [7] Maintaining reproducible plasma reactor wall conditions:: SF6 plasma cleaning of films deposited on chamber walls during Cl2/O2 plasma etching of Si
    Ullal, SJ
    Singh, H
    Daugherty, J
    Vahedi, V
    Aydil, ES
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2002, 20 (04): : 1195 - 1201
  • [8] Wafer cleaning process after plasma metal etch
    Louis, D
    Lee, WM
    Holmes, D
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XIV, 1997, 3049 : 1010 - 1023
  • [9] Alternative etching gases to SF6 for plasma enhanced chamber cleaning in silicon deposition systems
    Rössler, T
    Albert, M
    Terasa, R
    Bartha, JW
    SURFACE & COATINGS TECHNOLOGY, 2005, 200 (1-4): : 552 - 555
  • [10] Nanopillar ITO electrodes via argon plasma etching
    Van Dijken, Jaron G.
    Brett, Michael J.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2012, 30 (04):