A high-performance data path for synthesizing DSP kernels

被引:21
|
作者
Galanis, Michalis D. [1 ]
Theodoridis, George
Tragoudas, Spyros
Goutis, Costas E.
机构
[1] Univ Patras, Very Large Scale Integrat Design Lab, Dept Elect & Comp Engn, Rion, Greece
[2] Aristotle Univ Thessaloniki, Dept Phys, Thessaloniki 54124, Greece
[3] So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
关键词
binding; chaining; high-performance data-path; scheduling; template units;
D O I
10.1109/TCAD.2005.855965
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A high-performance data path to implement digital signal processing (DSP) kernels is introduced in this paper. The data path is realized by a flexible computational component (FCC), which is a pure combinational circuit and-it can implement any 2 x 2 template (cluster) of primitive resources. Thus, the data path's performance benefits from the intracomponent chaining of operations. Due to the flexible structure of the FCC, the data path is implemented by a small number of such components. This allows for direct connections among FCCs and for exploiting intercomponent chaining, which further improves performance. Due to the universality and flexibility of the FCC, simple and efficient algorithms perform scheduling and binding of the data flow graph (DFG). DSP benchmarks synthesized with the FCC data path method show significant performance improvements when compared with template-based data path designs. Detailed results on execution time, FCC utilization, and area are presented.
引用
收藏
页码:1154 / 1163
页数:10
相关论文
共 50 条
  • [1] Synthesizing DSP kernels with a high-performance data-path architecture
    Galanis, MD
    Theodoridis, G
    Tragoudas, S
    Goutis, CE
    MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 221 - 225
  • [2] A high performance data-path to accelerate DSP kernels
    Galanis, M
    Theodoridis, G
    Tragoudas, S
    Soudris, D
    Goutis, C
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 495 - 498
  • [3] Mapping DSP applications to a high-performance reconfigurable coarse-grain data-path
    Galanis, MD
    Theodoridis, G
    Tragoudas, S
    Soudris, D
    Goutis, CE
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 868 - 873
  • [4] A novel data-path for accelerating DSP kernels.
    Galanis, MD
    Theodoridis, G
    Tragoudas, S
    Soudris, D
    Goutis, CE
    COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 363 - 372
  • [5] Chip design for high-performance DSP
    Woods, R.
    Masud, S.
    Electronics and Communication Engineering Journal, 1998, 10 (04): : 191 - 200
  • [6] DESIGN FOR HIGH-PERFORMANCE DSP.
    McAndrew, Pat
    1600, (20):
  • [7] Chip design for high-performance DSP
    Woods, R
    Masud, S
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 1998, 10 (04): : 191 - 200
  • [8] Chips integrate high-performance analog and DSP
    Cravotta, R
    EDN, 2002, 47 (06) : 24 - 24
  • [9] HIGH-PERFORMANCE DSP SHUNS OLD ARCHITECTURE
    CHILD, J
    COMPUTER DESIGN, 1993, 32 (11): : 46 - &
  • [10] Doubling DSP efficiency with high-performance SRAM
    New Product Development Strategic Marketing for Aerospace and Defense, Cypress Semiconductor Corp., United States
    ECN Electron. Compon. News, 2 (26-28):