Cost-Effective Design Strategies for Securing Embedded Processors

被引:7
|
作者
Bruguier, Florent [1 ]
Benoit, Pascal [1 ]
Torres, Lionel [1 ]
Barthe, Lyonel [1 ]
Bourree, Morgan [1 ]
Lomne, Victor [1 ]
机构
[1] Univ Montpellier, Montpellier Lab Informat Robot & Microelect, Dept Microelect, F-34000 Montpellier, France
关键词
Cryptography; side-channel attacks; RISC processor; countermeasures; masking; hiding; FPGA; time-domain;
D O I
10.1109/TETC.2015.2407832
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Side-channel attacks (SCAs), such as differential power analysis or differential electromagnetic analysis, pose a serious threat to the security of embedded systems. In the literature, few articles address the problem of securing general purpose processors (GPPs) with resourceful countermeasures. However, in many low-cost applications, where security is not critical, cryptographic algorithms are typically implemented in software. Since it has been proved that GPPs are vulnerable to SCAs, it is desirable to develop efficient mechanisms to ensure a certain level of security. In this paper, we extend side-channel countermeasures to the register transfer level description. The challenge is to create a new class of processor that executes embedded software applications, which are intrinsically protected against SCAs. For that purpose, we first investigate how to integrate into the datapath two countermeasures based on masking and hiding approaches. Through an FPGA-based processor, we then evaluate the overhead and the effectiveness of the proposed solutions against time-domain first-order attacks. We finally show that a suitable combination of countermeasures significantly increases the side-channel resistance in a cost-effective way.
引用
收藏
页码:60 / 72
页数:13
相关论文
共 50 条
  • [1] EMBEDDED PROCESSORS - ANOTHER COST-EFFECTIVE DESIGN TOOL
    GRIMES, J
    HOOTMAN, J
    [J]. IEEE MICRO, 1988, 8 (03) : 8 - 9
  • [2] Value prediction as a cost-effective solution to improve embedded processors performance
    Del Pino, S
    Piñuel, L
    Moreno, RA
    Tirado, F
    [J]. VECTOR AND PARALLEL PROCESSING - VECPAR 2000, 2001, 1981 : 181 - 195
  • [3] Cost-Effective Value Predictor for ILP Processors Through Design Space Exploration
    Yang, Ling
    Zheng, Zhong
    Huang, Libo
    Yan, Run
    Ma, Sheng
    Wang, Yongwen
    Xu, Weixia
    [J]. PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 301 - 304
  • [4] MixedNet: Network Design Strategies for Cost-Effective Quantized CNNs
    Chang, Dong-Jin
    Nam, Byeong-Gyu
    Ryu, Seung-Tak
    [J]. IEEE ACCESS, 2021, 9 : 117554 - 117564
  • [5] A Cost-Effective Tag Design for Memory Data Authentication in Embedded Systems
    Hong, Mei
    Guo, Hui
    Hu, X. Sharon
    [J]. CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, 2012, : 17 - 26
  • [6] Cost-Effective Speculative Scheduling in High Performance Processors
    Perais, Arthur
    Seznec, Andre
    Michaud, Pierre
    Sembrant, Andreas
    Hagersten, Erik
    [J]. 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 247 - 259
  • [7] DESIGN EFFECTIVE COST-EFFECTIVE SYSTEMS
    LEE, CM
    [J]. WATER & WASTES ENGINEERING, 1978, 15 (07): : 66 - &
  • [8] COST-EFFECTIVE FURNACE DESIGN
    ROBERTS, D
    [J]. AMERICAN CERAMIC SOCIETY BULLETIN, 1983, 62 (08): : 876 - 876
  • [9] Cost-effective strategies for completing the interactome
    Schwartz, Ariel S.
    Yu, Jingkai
    Gardenour, Kyle R.
    Finley, Russell L., Jr.
    Ideker, Trey
    [J]. NATURE METHODS, 2009, 6 (01) : 55 - 61
  • [10] Cost-effective pallet management strategies
    Roy, Debjit
    Carrano, Andres L.
    Pazour, Jennifer A.
    Gupta, Akash
    [J]. TRANSPORTATION RESEARCH PART E-LOGISTICS AND TRANSPORTATION REVIEW, 2016, 93 : 358 - 371