Optimizing scaling factor computations in flat cordic

被引:3
|
作者
Srikanthan, T [1 ]
Gisuthan, B [1 ]
机构
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore
关键词
D O I
10.1142/S0218126602000306
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In CORDIC algorithm, where each micro-rotation (iteration) is realized by a shift and an add/subtract operation, a scaling operation on the resultant vector becomes necessary. In FLAT CORDIC, the CORDIC iterations axe combined to form a single equation, which is expressed in terms of the initial vector.(3) In this paper, a constructive method to attain a good scaling factor for FLAT CORDIC, by manipulating the basic FLAT CORDIC iterations, is proposed. The proposed method does not lead to an increase in the number of terms of the generalized FLAT CORDIC equation to an unacceptable level. Since the scaling factor computation is one of the major bottlenecks in the entire CORDIC procedure, the proposed method can be effectively used to speed up the FLAT CORDIC operation. The method employed to achieve a good scaling factor is explained in detail with the help of a suitable example.
引用
收藏
页码:17 / 33
页数:17
相关论文
共 50 条
  • [1] VLSI implementation of digit-recurrent CORDIC with constant scaling factor
    Hsiao, SF
    Chen, JY
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2068 - 2071
  • [2] An Enhanced Mixed-Scaling-Rotation CORDIC algorithm with Weighted Amplifying Factor
    Mehta, Jaina M.
    Trivedi, Pratik
    2016 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2016, : 527 - 531
  • [3] A NEW ADDITION SCHEME AND FAST SCALING FACTOR COMPENSATION METHODS FOR CORDIC ALGORITHMS
    TIMMERMANN, D
    HAHN, H
    HOSTICKA, BJ
    RIX, B
    INTEGRATION-THE VLSI JOURNAL, 1991, 11 (01) : 85 - 100
  • [4] Inverse kinematics computations with modified CORDIC iterations
    Krieger, C
    Hosticka, BJ
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (01): : 87 - 92
  • [5] Elimination of sign precomputation in flat CORDIC
    Suchitra, S
    Sukthankar, S
    Srikanthan, T
    Clarke, CT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3319 - 3322
  • [6] Merged scaling multiplication CORDIC algorithm
    Wang, SY
    Piuri, V
    Swartzlander, EE
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2581 - 2584
  • [7] Enhanced Scaling-Free CORDIC
    Jaime, Francisco J.
    Sanchez, Miguel A.
    Hormigo, Javier
    Villalba, Julio
    Zapata, Emilio L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (07) : 1654 - 1662
  • [8] Design, implementation and analysis of a new redundant CORDIC processor with constant scaling factor and regular structure
    Hsiao, SF
    Chen, JY
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 20 (03): : 267 - 278
  • [9] Design, implementation and analysis of a new redundant CORDIC processor with constant scaling factor and regular structure
    Hsiao, Shen-F.U.
    Chen, Jen-Yin
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1999, 20 (03): : 267 - 278
  • [10] Design, Implementation and Analysis of a New Redundant CORDIC Processor with Constant Scaling Factor and Regular Structure
    Shen-Fu Hsiao
    Jen-Yin Chen
    Journal of VLSI signal processing systems for signal, image and video technology, 1998, 20 : 267 - 278