共 50 条
- [2] Bayesian Optimization for High-Speed Channel Equalization [J]. 2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
- [3] High-Speed Channel Modeling with Deep Neural Network for Signal Integrity Analysis [J]. 2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
- [5] Signal integrity optimization of high-speed VLSI packages and interconnects [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1073 - 1076
- [6] Modeling and Analysis of Signal Integrity of High-Speed Interconnected Channel With Degraded Contact Surface [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (11): : 2227 - 2236
- [7] Signal Integrity Analysis and Simulation of High-speed Circuit [J]. PROCEEDINGS 2016 EIGHTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION ICMTMA 2016, 2016, : 593 - 596
- [8] RLC signal integrity analysis of high-speed global interconnects [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 731 - 734
- [9] The Signal Integrity of The High-speed IC Design [J]. 2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
- [10] Ensuring signal integrity in high-speed connectors [J]. CONNECTOR SPECIFIER, 2009, 25 (01) : 12 - +