Implementation of Dynamic Voltage Frequency Scaling on a Processor for Wireless Sensing Applications

被引:0
|
作者
Albert Antonio, Ryan [1 ]
Mari de la Costa, Rafael [1 ]
Rolf Ison, Aldrin [1 ]
Kaiser Lim, Wesley [1 ]
Adrian Pajado, Robert [1 ]
Bianca Roque, Deanne [1 ]
Yutuc, Ruelle [1 ]
Vincent Densing, Chris [1 ]
Theresa de Leon, Maria [1 ]
Rosales, Marc [1 ]
Alarcon, Louis [1 ]
机构
[1] Univ Philippines Diliman, Elect & Elect Engn Inst, Microelect & Microprocessors Lab, Quezon City, Philippines
关键词
dvfs; dynamic voltage frequency scaling; clock gating; frequency scaling; low power; internet of things; IoT; wireless sensor networks; wsn; CMOS; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The era of internet of things (IoT) envisions a world where electronics is integrated with our environment. This can be achieved with ubiquitous low power sensing devices. It is challenging to achieve low power computing in the IoT paradigm since most applications are data-centric. However, typical applications have low duty cycle processing where idle times can be exploited for energy savings. This paper implements a programmable power management where clock gating and dynamic voltage and frequency scaling (DVFS) are both configurable. Clock gating shuts off the clock to reduce dynamic power consumption of a task. A DVFS system reduces the performance enough for a task to meet a specified deadline, distributing the workload across the long idle times. To scale the voltage, a 3:2 topology switched-capacitor converter (SCC) was used. For frequency scaling, a ring oscillator that scales well within sub-threshold voltages was implemented. Finally, a low overhead programmable DVFS controller was designed. Using these blocks to implement DVFS, results show a 35-38% full system energy savings. Moreover, the active components where the programmable DVFS is applied to shows 52-59% energy savings.
引用
收藏
页码:2955 / 2960
页数:6
相关论文
共 50 条
  • [1] Dynamic voltage and frequency scaling for scientific applications
    Hsu, CH
    Kremer, U
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2003, 2624 : 86 - 99
  • [2] Implementation of dynamic voltage and frequency scaling on blackfin processors
    Harliono, D
    Gan, WS
    [J]. ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 193 - 196
  • [3] Dynamic Voltage and Frequency Scaling for Shared Resources in Multicore Processor Designs
    Chen, Xi
    Xu, Zheng
    Kim, Hyungjun
    Gratz, Paul V.
    Hu, Jiang
    Kishinevsky, Michael
    Ogras, Umit
    Ayoub, Raid
    [J]. 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [4] A Low Power Multimedia Processor Implementing Dynamic Voltage and Frequency Scaling Technique
    Enomoto, Tadayoshi
    Kobayashi, Nobuaki
    [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 75 - 76
  • [5] Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs
    Jafri, Syed M. A. H.
    Ozbag, Ozan
    Farahini, Nasim
    Paul, Kolin
    Hemani, Ahmed
    Plosila, Juha
    Tenhunen, Hannu
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2015, 11 (04)
  • [6] Implementation of Dynamic Voltage and Frequency Scaling for System Level Power Reduction
    Bhat, Shankaranarayana M.
    Srigowri
    Rao, Vinutha V.
    Pai, Vivekananda B. P.
    [J]. 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 425 - 430
  • [7] Dynamic Voltage and Frequency Scaling for Real-Time Scheduling on a Prioritized SMT Processor
    Fujii, Kei
    Chishiro, Hiroyuki
    Matsutani, Hiroki
    Yamasaki, Nobuyuki
    [J]. 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 9 - 15
  • [8] Adaptive voltage scaling and dynamic voltage frequency
    King, Oliver
    [J]. ELECTRONICS WORLD, 2017, 123 (1970): : 19 - 19
  • [9] Composable Dynamic Voltage and Frequency Scaling and Power Management for Dataflow Applications
    Goossens, Kees
    She, Dongrui
    Milutinovic, Aleksandar
    Molnos, Anca
    [J]. 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 107 - 114
  • [10] A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling
    Truong, Dean
    Cheng, Wayne
    Mohsenin, Tinoosh
    Yu, Zhiyi
    Jacobson, Toney
    Landge, Gouri
    Meeuwsen, Michael
    Watnik, Christine
    Mejia, Paul
    Tran, Anh
    Webb, Jeremy
    Work, Eric
    Xiao, Zhibin
    Baas, Bevan
    [J]. 2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 17 - 18