High speed Multipliers using nested higher order compressors

被引：0
|
作者：
Rebala, Neelakanteshwar Reddy [1 ]
Tirumala, Bala Krishna [2 ]
机构：
[1] VIT Univ, Sch Elect Engn, Vellore, Tamil Nadu, India
[2] AISQUARE, Vellore, Tamil Nadu, India
来源：
2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI) | 2014年
关键词：
higher order compressors; High speed Multipliers; nested compressors;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Lot of applications today employ multipliers to do many simple and complex jobs, from mathematical calculations to signal processing. But we only employ lower order compressors for this operation. This gives us lot of delay. The proposed paper puts to usage, higher order compressors for the same purpose. This results in reduced delay and improves efficiency greatly.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] FPGA Implementation of High Speed Multiplier using Higher Order Compressors
    Marimuthu, R.
    Balamurugan, S.
    Tirumala, Bala Krishna
    Mallick, P. S.
    2012 INTERNATIONAL CONFERENCE ON RADAR, COMMUNICATION AND COMPUTING (ICRCC), 2012, : 210 - 212
  • [2] Low-power and high-speed approximate multiplier using higher order compressors for measurement systems
    Prasad, M. V. S. Ram
    Kushwanth, B.
    Bharadwaj, P. R. D.
    Teja, P. T. Sai
    ACTA IMEKO, 2022, 11 (02):
  • [3] High accurate multipliers using new set of approximate compressors
    Shirzadeh, Samad
    Forouzandeh, Behjat
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 138
  • [4] Energy-Efficient and High-Speed Approximate Signed Multipliers with Sign-Focused Compressors
    Guo, Yi
    Sun, Heming
    Kimura, Shinji
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 330 - 335
  • [5] Novel High Speed Vedic Mathematics Multiplier using Compressors
    Huddar, Sushma R.
    Rao, Sudhir
    Kalpana, M.
    Mohan, Surabhi
    2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 465 - 469
  • [6] ASIC Design of Signed and Unsigned Multipliers Using Compressors
    Abhilash, R.
    Dubey, Sanjay
    Chinnaiah, M. C.
    2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [7] Analysis of High Speed Multipliers
    Arunachalam, T.
    Kirubaveni, S.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 211 - 214
  • [8] Implementation of Multipliers using Stacker Based Binary Compressors
    Sruthi, P. K.
    Murty, N. S.
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 1440 - 1443
  • [9] CMOS High-Performance 5-2 and 6-2 Compressors for High-Speed Parallel Multipliers
    Rahnamaei, Ali
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 115 - 123
  • [10] Lagrange multipliers for higher order elliptic operators
    Zuppa, C
    ESAIM-MATHEMATICAL MODELLING AND NUMERICAL ANALYSIS-MODELISATION MATHEMATIQUE ET ANALYSE NUMERIQUE, 2005, 39 (02): : 419 - 429
12345