The Implementation of LeNet-5 with NVDLA on RISC-V SoC

被引:0
|
作者
Feng, Shanggong [1 ]
Wu, Junning [1 ]
Zhou, Shengang [2 ]
Li, Renwei [2 ]
机构
[1] Beijing Haawking Technol Co Ltd, Beijing, Peoples R China
[2] Chinese Acad Sci, Inst Automat, Beijing, Peoples R China
关键词
NVDLA; LeNet-5; RISC-V; CNN;
D O I
10.1109/icsess47205.2019.9040769
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
NVDLA (NVIDIA Deep Learning Accelerator) is an open-source CNN (Convolutional Neural Network) accelerator and has broad application prospects. The implement of Lenet-5 based on NVDLA is presented in this paper, which makes the recognition of handwritten numeral more efficient. Under the condition of no compiler for NVDLA is available so far, the function of registers and the working principles of NVDLA were explored. The LeNet-5 runs on NVDLA successfully through configuring the NVDLA registers. This work could also make a base for the implementation of other deep learning networks, such as AlexNet and VGG. The performance of the accelerator is estimated, and the results of the experiment indicate that Rocket SoC + NVDLA is able to achieve higher CNN processing efficiency, up to 4647x times than RISC-V core.
引用
收藏
页码:39 / 42
页数:4
相关论文
共 50 条
  • [1] Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim
    Farshchi, Farzad
    Huang, Qijing
    Yun, Heechul
    [J]. 2019 2ND WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING FOR EMBEDDED APPLICATIONS (EMC2 2019), 2019, : 21 - 25
  • [2] An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications
    Gholizadehazari, Erfan
    Ayhan, Tuba
    Ors, Berna
    [J]. 29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [3] Exposing Data Value On a Risc-V Based SoC
    Talaki, E. Bertrand
    Des Noes, Mathieu Bouvier
    Savry, Olivier
    Hely, David
    Bacles-Min, Simone
    Lemaire, Romain
    [J]. PROCEEDINGS OF THE 2021 IEEE INTERNATIONAL CONFERENCE ON PHYSICAL ASSURANCE AND INSPECTION ON ELECTRONICS (PAINE), 2021,
  • [4] A RISC-V ISA Compatible Processor IP for SoC
    Budi, Suseela
    Gupta, Pradeep
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    [J]. 2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [5] RISC-V:改变SoC器件的开发
    Ted Marena
    [J]. 中国电子商情(基础电子), 2017, (12) : 34 - 35
  • [6] Embedded TCP/IP Controller for a RISC-V SoC
    Tsai, Chun-Jen
    Lee, Yi-De
    [J]. PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [7] Reconfigurable RISC-V Secure Processor And SoC Integration
    Zang, Zhenya
    Liu, Yao
    Cheung, Ray C. C.
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2019, : 827 - 832
  • [8] Basic Math Library Implementation for RISC-V
    Li, Fei
    Guo, Shao-Zhong
    Hao, Jiang-Wei
    Hou, Ming
    Song, Guang-Hui
    Xu, Jin-Chen
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (05): : 1633 - 1647
  • [9] Design and Implementation of a Secure RISC-V Microprocessor
    Stangherlin, Kleber
    Sachdev, Manoj
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1705 - 1715
  • [10] Intelligent Security Monitoring System Based on RISC-V SoC
    Wu, Wenjuan
    Su, Dongchu
    Yuan, Bo
    Li, Yong
    [J]. ELECTRONICS, 2021, 10 (11)