Two-dimensional analytical model of dual material gate strained Si SOI MOSFET with asymmetric Halo

被引:0
|
作者
Xin Yan-Hui [1 ]
Liu Hong-Xia [1 ]
Fan Xiao-Jiao [1 ]
Zhuo Qing-Qing [1 ]
机构
[1] Xidian Univ, Key Lab Wide Band Gap Semicond Mat & Devices Educ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
asymmetric Halo; dual material gate; strained Si; short channel effect; THRESHOLD-VOLTAGE MODEL; SIMULATION;
D O I
10.7498/aps.62.158502
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In order to improve the driving current and suppress the SCE and DIBL effect of deep submicron SOT MOSFET, dual material gate strained Si SOT MOSFET structure with asymmetric Halo has been proposed. An impurity with a higher concentration is injected into the channel end near the source and the two materials with different work functions are put together to form the gate. By considering both the characteristics of the new device structure and the influence of strain, the flatband voltage and built-in potential have been corrected. A two-dimensional analytical model for the surface potential and the threshold voltage is proposed by solving Poisson's equation. The effect of Ge fractions in the relaxed layer on surface potential, surface electric field, and threshold voltage is investigated. The model proposed in this paper takes into account the effects of gate metals length and their work functions. Results show that the novel device can increase carrier transport speed and suppress the SCE and DIBL effects, which provides a valuable reference to the physical parameter design.
引用
收藏
页数:7
相关论文
共 13 条
  • [1] A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs
    Djeffal, F.
    Meguellati, M.
    Benhaya, A.
    [J]. PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2009, 41 (10): : 1872 - 1877
  • [2] KUMMER MJ, 2006, IEEE T ELECTRON DEV, V53, P364
  • [3] Threshold voltage analytical model for strained Si SOI MOSFET with high-k dielectric
    Li Jin
    Liu Hong-Xia
    Li Bin
    Cao Lei
    Yuan Bo
    [J]. ACTA PHYSICA SINICA, 2010, 59 (11) : 8131 - 8136
  • [4] Performance and analytical modelling of halo-doped surrounding gate MOSFETs
    Li Zun-Chao
    [J]. CHINESE PHYSICS B, 2008, 17 (11) : 4312 - 4317
  • [5] 2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric
    Luan Su-Zhen
    Liu Hong-Xia
    Jia Ren-Xu
    Cai Nai-Qiong
    [J]. ACTA PHYSICA SINICA, 2008, 57 (06) : 3807 - 3812
  • [6] A new dual-material double-gate (DMDG) nanoscale SOI MOSFET - Two-dimensional analytical modeling and simulation
    Reddy, GV
    Kumar, MJ
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 260 - 268
  • [7] Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study
    Reddy, GV
    Kumar, MJ
    [J]. MICROELECTRONICS JOURNAL, 2004, 35 (09) : 761 - 765
  • [8] Rupendra K S, 2009, IEEE T ELECTRON DEV, V56, P1284
  • [9] Compact analytical threshold-voltage model of nanoscale fully depleted strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs
    Venkataraman, Vivek
    Nawal, Susheel
    Kumar, M. Jagadesh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 554 - 562
  • [10] Wang X, 2011, ACTA PHYS SIN, V60