FPGA based Memory Efficient High Resolution Stereo Vision System for Video Tolling

被引：0

作者：

Shan, Yi ^{[1
]}

Wang, Zilong ^{[1
]}

Wang, Wenqiang ^{[1
]}

Hao, Yuchen ^{[1
]}

Wang, Yu ^{[1
]}

Tsoi, Kuenhung ^{[2
]}

Luk, Wayne ^{[2
]}

Yang, Huazhong ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

[2] Imperial Coll London, Dept Comp, London, England

来源：

2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12) | 2012年

基金：

中国国家自然科学基金;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an FPGA based stereo vision system for future video tolling, which can achieve real-time processing for high resolution video streams. The key component for the system is SAD (Sum of Absolute Differences) based stereo matching. Although simple and effective, this method usually needs much computation power to satisfy real-time requirement. We propose a Hybrid-D Box-Filtering algorithm in hardware to explore disparity-level and row-level parallelism for SAD computation. This method enables processing of high resolution images with limited onchip memory resources. The experimental results show that the system can process 46 fps (frames per second) for video of 1280*1024 resolution with a large disparity range of 256, and 400 fps for a video of 640*480 resolution with a disparity range of 128. Our results are up to 3 times better than previous work in the metric of points times disparity per second (PDS).

引用

页码：29 / 32

页数：4

共 50 条

[1] Active Stereo Vision with High Resolution on an FPGA
Pfeifer, Marc
Scholl, Philipp M.
Voigt, Rainer
Becker, Bernd
[J]. 2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 118 - 126
[2] FPGA Based Stereo Vision System to Show Video of Dense Disparity Map
Takaya, Kunio
Qian, Zheng
[J]. 2012 PROCEEDINGS OF SICE ANNUAL CONFERENCE (SICE), 2012, : 1734 - 1738
[3] Efficient and high performance FPGA-based rectification architecture for stereo vision
Zicari, Paolo
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 1144 - 1154
[4] Design and Implementation of Stereo Vision System Based on FPGA
Wang, Qian
Gu, Xin
Wang, Hua
Yao, Guowei
[J]. WIRELESS AND SATELLITE SYSTEMS, PT I, 2019, 280 : 766 - 774
[5] Stereo Vision System implemented on FPGA
Valsaraj, Akhil
Barik, Abdul
Vishak, P. V.
Midhun, K. M.
[J]. INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 1105 - 1112
[6] Cost and power efficient FPGA based stereo vision system using directional graph transform
Dehnavi, M.
Eshghi, M.
[J]. JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2018, 56 : 106 - 115
[7] Power Line Detect System Based on Stereo Vision and FPGA
Zhou, Xiao
Zheng, Xiaoliang
Ou, Kejun
[J]. 2017 2ND INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC 2017), 2017, : 715 - 719
[8] SoC and FPGA Oriented High-quality Stereo Vision System
Li, Yanzhe
Huang, Kai
Claesen, Luc
[J]. 2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,
[9] Fast and Accurate Stereo Vision System on FPGA
Jin, Minxi
Maruyama, Tsutomu
[J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
[10] The Concept of Video Surveillance System Based on the Principles of Stereo Vision
Stepanov, Dmitry
Tishchenko, Igor
[J]. 2016 18TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION AND SEMINAR ON INFORMATION SECURITY AND PROTECTION OF INFORMATION TECHNOLOGY (FRUCT-ISPIT), 2016, : 328 - 334

← 1 2 3 4 5 →