Challenges for Semiconductor Test Engineering: A Review Paper

被引:9
|
作者
Vock, Stefan R. [1 ]
Escalona, Omar J. [2 ]
Turner, Colin [2 ]
Owens, Frank J. [2 ]
机构
[1] Univ Ulster, Fac Comp & Engn, Newtownabbey BT37 0QB, Antrim, North Ireland
[2] Univ Ulster, Engn Res Inst, Sch Engn, Newtownabbey BT37 0QB, Antrim, North Ireland
关键词
Semiconductor test; Software quality; Productivity; Automated test equipment; System-on-a-chip test; Mixed-signal test; TEST-GENERATION; FAULT COVERAGE; ATE; DESIGN; COST;
D O I
10.1007/s10836-011-5276-x
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's economical cycles challenge the test program generation process for semiconductors with regard to productivity, time-to-market, increasing quality requirements and manufacturing robustness, while, at the same time, the complexity of the system-on-a-chip mixed-signal integrated circuits to be tested increases significantly. Furthermore, commercial challenges in combination with competitive advantage become an important factor, not only within semiconductor manufacturing, but also within test program development. This paper provides a review of these challenges, and how they might be addressed. We first give a short introduction and background on semiconductor testing and test development with the focus on mixed-signal and systems-on-chip. This is followed by current roadmaps and considerations for test program software development. Based on the highlighted strength and weaknesses of the reviewed approaches, the authors conclude with some recommendations to address these challenges by adopting software engineering methods for the test program development process.
引用
收藏
页码:365 / 374
页数:10
相关论文
共 50 条
  • [1] Challenges for Semiconductor Test Engineering: A Review Paper
    Stefan R. Vock
    Omar J. Escalona
    Colin Turner
    Frank J. Owens
    Journal of Electronic Testing, 2012, 28 : 365 - 374
  • [2] Automotive Semiconductor Test: Challenges and Solutions towards Zero Defect Quality (Invited Paper)
    He, Chen
    2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
  • [3] Integrating Power Semiconductor Device Courses in Electrical Engineering Curricula, a Review paper
    Abdel-Motaleb, Ibrahim M.
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2014, : 524 - 529
  • [4] Paper kayaks test engineering theories
    Meadows, DG
    TAPPI JOURNAL, 1999, 82 (09): : 52 - 53
  • [5] An open architecture for semiconductor test: Enablers and challenges
    Jagiela, M
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 1211 - 1211
  • [6] INTRODUCTION OF SEMICONDUCTOR TEST ENGINEERING INTO THE BSEE CURRICULUM
    Hoe, David H. K.
    Shirvaikar, Mukul
    2011 ASEE ANNUAL CONFERENCE & EXPOSITION, 2011,
  • [7] 7 Challenges to Effective Resilience Engineering (Invited Paper)
    Doerr, Christian
    2014 IEEE 21ST SYMPOSIUM ON COMMUNICATIONS AND VEHICULAR TECHNOLOGY IN THE BENELUX (SCVT), 2014, : 111 - 115
  • [8] REVIEW OF PAPER ON REPRODUCIBILITY OF HUEY TEST
    KOHL, H
    SOURESNY, H
    ZITTER, H
    MATERIALS PERFORMANCE, 1974, 13 (12) : 36 - 37
  • [9] Applications for Machine Learning in Semiconductor Manufacturing and Test (Invited Paper)
    He, Chen
    Hu, Hanbin
    Li, Peng
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [10] Review paper on in vitro biosensing based on semiconductor devices
    Department of Materials Engineering, Graduate School of Engineering, University of Tokyo, 7-3-1, Hongo, Bunkyo-ku, Tokyo 113-8656, Japan
    IEEJ Trans. Sens. Micromach., 12 (409-413):