Design and fabrication of microfluidic inkjet chip with high voltage ESD protection system for DNA droplets arrangement and detection

被引:3
|
作者
Liou, Jian-Chiun [1 ,2 ]
Wu, Chia-Ching [3 ]
机构
[1] Natl Kaohsiung Univ Appl Sci KUAS, Dept Elect Engn, 415 Jiangong Rd, Kaohsiung 807, Taiwan
[2] Kaohsiung Med Univ, Grad Inst Clin Med Jointly Appointed, Kaohsiung 807, Taiwan
[3] Kao Yuan Univ, Dept Elect Engn, Kaohsiung, Taiwan
关键词
ARRAY;
D O I
10.1007/s00542-015-2729-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes the aims to establish a thermal inkjet (TIJ) printhead with multi-channel driven simultaneously for DNA droplet arrangement. It proposed a monolithic CMOS/MEMS system with multi-level output voltage ESD protection system for protected inkjet printhead. High voltage power, low voltage logic and CMOS/MEMS architecture were integrated in inkjet chip. It used bulk micromachining technology (MEMS). On-chip high voltage electrostatic discharge (HV-ESD) protection design in smart power technology of monolithic inkjet chip is a challenging issue. The time interleaving scanning sequence is controlled spatially on the jet elements to avoid the strong interference with DNA droplets caused by the excitation of the neighbor driven elements. A heating element, disposed on the substrate, includes a conductor loop which does not encompass the heating elements on the substrate. The configuration of the heater jet significantly reduces both electromagnetic and capacitance interference caused by the heating elements. The simulation and experience result has shown in the research. It is reduced nearly half the time compared to the case with traditional scanning sequence. This experiment develops new controlled structure designs of chip for inkjet printheads. A TIJ device is designed, several of the architectures may be adjusted just a small microns to improve and optimize the DNA drop nucleation and generation efficiency. The DNA droplet ejection behavior of the multiplexer inkjet printhead within 10 mu m orifice size has been measured beyond 26 kHz operation system, 3 pL capacity of ejected DNA droplet volume.
引用
收藏
页码:199 / 213
页数:15
相关论文
共 50 条
  • [1] Design and fabrication of microfluidic inkjet chip with high voltage ESD protection system for DNA droplets arrangement and detection
    Jian-Chiun Liou
    Chia-Ching Wu
    Microsystem Technologies, 2017, 23 : 199 - 213
  • [2] An ASIC Chip for DNA droplets arrangement and detection system
    Wen, Wei-Jie
    Liou, Jian-Chiun
    2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,
  • [3] The design of high holding voltage SCR for whole-chip ESD protection
    Koo, Yong-Seo
    Lee, Kwang-Yeob
    Kim, Kui-Dong
    Kwon, Jong-Ki
    IEICE ELECTRONICS EXPRESS, 2008, 5 (17): : 624 - 630
  • [4] Design of fabrication of ESD protection circuit with high holding voltage for power IC
    Kwak, Jae Chang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (12) : 2090 - 2098
  • [5] Design and fabrication of a PMMA microfluidic detection chip
    Tang, Fei
    Wang, Xiao-Hao
    Yang, Bo
    Nami Jishu yu Jingmi Gongcheng/Nanotechnology and Precision Engineering, 2009, 7 (02): : 182 - 185
  • [6] Fabrication of microfluidic fiber chip detection system
    Su Bo
    Cui Dafu
    Liu Changchun
    Cai Haoyuan
    Geng Zhaoxin
    CHINESE JOURNAL OF ANALYTICAL CHEMISTRY, 2006, 34 : S295 - S298
  • [7] Fabrication of microfluidic fiber chip detection system
    Su, Bo
    Cui, Da-fu
    Liu, Chang-chun
    Chen, Xing
    RARE METAL MATERIALS AND ENGINEERING, 2006, 35 : 525 - 526
  • [8] Fabrication of Microfluidic Fiber Chip Detection System
    Bo Su Dafu Cui Changchun Liu Xing Chen State Key Labof Transducer TechInstof ElectronicsChinese Academy of SciencesBeijing China
    稀有金属材料与工程, 2006, (S3) : 525 - 526
  • [9] System-level ESD protection design with on-chip transient detection circuit
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    Shih, Pi-Chia
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 616 - 619
  • [10] ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers
    Ker, Ming-Dou
    Chang, Wei-Jen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1409 - 1416