A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration

被引:48
|
作者
Qi, Nan [1 ]
Xu, Yang [1 ]
Chi, Baoyong [1 ]
Xu, Yang [1 ]
Yu, Xiaobao [1 ]
Zhang, Xing [1 ]
Xu, Ni [1 ]
Chiang, Patrick [2 ]
Rhee, Woogeun [1 ]
Wang, Zhihua [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
基金
国家高技术研究发展计划(863计划);
关键词
CMOS; compass; dual-channel; Galileo; GLONASS; GNSS; GPS; I/Q calibration; receiver; reconfigurable; MISMATCH COMPENSATION;
D O I
10.1109/TCSI.2012.2206502
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated dual-channel reconfigurable GNSS receiver supporting Compass/GPS/GLONASS/Galileo systems is implemented in 65 nm CMOS. The receiver incorporates two independent channels to receive dual-frequency signals simultaneously. GNSS signals located at the 1.2 GHz or 1.6 GHz bands are supported, with their bandwidths programmable among 2.2 MHz, 4.2 MHz, 8 MHz, 10 MHz, and 18 MHz. By implementing a flexible frequency plan with a low/zero-IF architecture and reconfigurable analog baseband circuits, only one frequency synthesizer is required to provide the local oscillator (LO) frequency for two channels, thereby avoiding any LO crosstalk. Analog baseband circuits employ operational amplifiers that are capable of power scaling, in order to minimize power consumption across different operating modes. An I/Q mismatch calibration module placed prior to the complex-IF bandpass filter is implemented to improve the image rejection ratio. The receiver achieves a minimum 1.88 dB noise figure, an average 50 dB image rejection ratio, and a 64 dB dynamic range with 1 dB steps of gain-adjustment, with a total power consumption of 31-44 mW. Finally, experimental verification combining both the receiver and a digital baseband shows a positioning result comparable to commercial chips.
引用
收藏
页码:1720 / 1732
页数:13
相关论文
共 10 条
  • [1] A Dual-Channel GPS/Compass/Galileo/GLONASS Reconfigurable GNSS Receiver in 65nm CMOS
    Qi, Nan
    Xu, Yang
    Chi, Baoyong
    Xu, Yang
    Yu, Xiaobao
    Zhang, Xing
    Wang, Zhihua
    [J]. 2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [2] An Asymmetric Dual-Channel Reconfigurable Receiver for GNSS in 180nm CMOS
    Qi, Nan
    Chi, Baoyong
    Xu, Yang
    Chen, Zhou
    Xie, Jun
    Xu, Yang
    Song, Zheng
    Wang, Zhihua
    [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [3] A low power GPS/Galileo/GLONASS receiver in 65nm CMOS
    Kim, Huijung
    Choi, Jeong-Hyun
    Lee, Sang-Yun
    Kim, Taewan
    Kim, Jung-woo
    Bae, Jong-Dae
    Yi, Chaehag
    Moon, Hyunwon
    [J]. 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 241 - 244
  • [4] Reconfigurable Dual-Channel Multiband RF Receiver for GPS/Galileo/BD-2 Systems
    Chen, Dongpo
    Pan, Wenjie
    Jiang, Peichen
    Jin, Jing
    Mo, Tingting
    Zhou, Jianjun
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (11) : 3491 - 3501
  • [5] A 120 GHz/140 GHz Dual-Channel OOK Receiver Using 65 nm CMOS Technology
    Fujimoto, Ryuichi
    Motoyoshi, Mizuki
    Takano, Kyoya
    Fujishima, Minoru
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (02) : 486 - 493
  • [6] A 120 GHz / 140 GHz dual-channel ASK receiver using standard 65 nm CMOS technology
    Fujimoto, Ryuichi
    Motoyoshi, Mizuki
    Takano, Kyoya
    Fujishima, Minoru
    [J]. 2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1189 - 1192
  • [7] A 120 GHz / 140 GHz dual-channel ASK receiver using standard 65 nm CMOS technology
    Fujimoto, Ryuichi
    Motoyoshi, Mizuki
    Takano, Kyoya
    Fujishima, Minoru
    [J]. 2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 628 - 631
  • [8] A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I / Q Mismatch Calibration in 65-nm CMOS
    Ma, Shunli
    Li, Ning
    Ren, Junyan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1554 - 1564
  • [9] A 0.1-5GHz SDR Transmitter with Dual-Mode Power Amplifier and Digital-Assisted I/Q Imbalance Calibration in 65nm CMOS
    Yin, Yun
    Chi, Baoyong
    Yu, Qian
    Liu, Bingqiao
    Wang, Zhihua
    [J]. PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 205 - 208
  • [10] A 2-Channel 136-156 GHz Dual Down-Conversion I/Q Receiver with 30 dB Gain and 9.5 dB NF Using CMOS 22nm FDSOI
    Wang, Changtian
    Rebeiz, Gabriel
    [J]. 2021 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2021, : 219 - 222