Intellectual property protection for FPGA designs using the public key cryptography

被引:1
|
作者
Huang, Weihong [1 ,2 ]
Li, Renfa [1 ]
Xu, Jianbo [2 ]
Huang, Yin [3 ]
Hosam, Osama [4 ]
机构
[1] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha 410082, Hunan, Peoples R China
[2] Hunan Univ Sci & Technol, Sch Comp Sci & Engn, Xiangtan, Peoples R China
[3] Xiamen Univ Technol, Coll Software Engn, Xiamen, Peoples R China
[4] IRI, City Sci Res & Technol Applicat, Alexandria, Egypt
基金
美国国家科学基金会; 中国国家自然科学基金;
关键词
Intellectual property reuse; asymmetric encryption; intellectual property watermark; elliptic-curve cryptography; intellectual property security; IP PROTECTION; WATERMARKING; EFFICIENT; SCHEME;
D O I
10.1177/1687814019836838
中图分类号
O414.1 [热力学];
学科分类号
摘要
For the copyright protection in intellectual property reuse technology, we must ensure that when an intellectual property watermark verifier leaks the secret key of an intellectual property watermark system, a malicious attacker could not guess the key to facilitate successful attacks on the watermarks. Therefore, this work proposes a robust intellectual property watermarking algorithm based on elliptic-curve cryptography. The physical layout of intellectual property design is abstracted into a graph with tree structure by using the topology theory. A secure model based on the asymmetric encryption model is proposed to encrypt the watermark positions. The generated graph and a random searching algorithm are used for the distribution of the watermark positions. Finally, the watermarks are inserted by reordering the redundant attributes in the graph. The experiments show that the proposed algorithm will insert more watermark constraints under the same condition. Thus, the probability of coincidence is lower, achieving good reliability. In addition, when the watermarks are impaired due to attacks, the algorithm can restore the original watermarks from the topology graph. In comparison to other algorithms, the proposed algorithm has good performance in watermark capacity and overhead, as well as provides resilience to the typical attacks.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] VLSI design exchange with intellectual property protection in FPGA environment using both secret and public-key cryptography
    Adi, Wael
    Ernst, Rolf
    Soudan, Bassel
    Hanoun, Abdulrahman
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 24 - +
  • [2] Watermarking FPGA Bitfile for Intellectual Property Protection
    Zhang, Jiliang
    Lin, Yaping
    Wu, Qiang
    Che, Wenjie
    RADIOENGINEERING, 2012, 21 (02) : 764 - 771
  • [3] Techniques for intellectual property protection of DSP designs
    Hong, I
    Potkonjak, M
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3133 - 3136
  • [4] Intellectual Property Protection for FPGA Designs with Soft Physical Hash Functions: First Experimental Results
    Kerckhof, Stephanie
    Durvaux, Francois
    Standaert, Francois-Xavier
    Gerard, Benoit
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 7 - 12
  • [5] Electromagnetic Transmission of Intellectual Property Data to Protect FPGA Designs
    Bossuet, Lilian
    Bayon, Pierre
    Fischer, Viktor
    VLSI-SOC: DESIGN FOR RELIABILITY, SECURITY, AND LOW POWER, 2016, 483 : 150 - 169
  • [6] Contactless Transmission of Intellectual Property Data to Protect FPGA Designs
    Bossuet, L.
    Fischer, V.
    Bayon, P.
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 19 - 24
  • [7] Intellectual Property Cores Protection designs for CE products
    Sengupta, Anirban
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2016, 5 (01) : 83 - 88
  • [8] Signature hiding techniques for FPGA intellectual property protection
    Lach, J
    Mangione-Smith, WH
    Potkonjak, M
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 186 - 189
  • [9] Low level watermarking of VLSI designs for intellectual property protection
    Irby, DL
    Newbould, RD
    Carothers, JD
    Rodriguez, JJ
    Holman, WT
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 136 - 140
  • [10] Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design
    Zhang, Jiliang
    Liu, Lele
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1520 - 1527