Corner turn of SAR data based on multi-FPGAs parallel system

被引:1
|
作者
Shen, Huanghui [1 ,2 ]
Wang, Zhensong [1 ]
Zheng, Weimin [3 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing 100190, Peoples R China
[2] Chinese Acad Sci, Grad Univ, Beijing 100049, Peoples R China
[3] Shenzhen Inst Adv Technol, Shenzhen 518055, Peoples R China
关键词
D O I
10.1016/j.compeleceng.2012.04.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A segmented storage strategy is provided for corner turn of Synthetic Aperture Radar (SAR) data based on multiple Field-Programable Gate Arrays (multi-FPGAs) parallel system. The optimal segmented length is related to the type of the Double-Data-Rate (DDR) memory. Address mapping between pixel location and memory location is expressed in pseudocode, and the address mapping between bus address and memory address is also deduced in universal expression. A hardware module is given to implement DDR2 SDRAM controller. Practical debugging and experiment have proved that the segmented storage method balances the access rate between row and column in memory cells and accelerates the corner turn of two dimensional image data. Compared with previous related works, our implementation could get higher Throughput/Area and provide much more optimal performance. (c) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1205 / 1212
页数:8
相关论文
共 50 条
  • [1] Design and implementation of a parallel signal detection system based on the multi-FPGAs
    Chen, ED
    Chen, H
    Han, YQ
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 2, 2005, : 317 - 322
  • [2] Design of multi-FPGAs processor based system for remote sensing image high-speed compression
    Xu, Xiaoshen
    Jiang, Hongxu
    Xiao, Chaosheng
    Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2013, 39 (03): : 361 - 365
  • [3] Dynamic Critical-Path Based on Fit Degree Scheduling for Reconfigurable Multi-FPGAs
    Xiao, Yan
    Duan, Zhenhua
    2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 27 - 32
  • [4] Hardware resources analysis of BNNs splitting for FARD-based multi-FPGAs Distributed Systems
    Fiscaletti, Giorgia
    Speziali, Marco
    Stornaiuolo, Luca
    Santambrogio, Marco D.
    Sciuto, Donatella
    2020 IEEE 34TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2020), 2020, : 135 - 138
  • [5] Multi-channel parallel data acquisition system based on FPGA
    Chen, Wufu
    Hu, Xiulin
    Chen, Jun
    Zhang, Binshan
    Huazhong Ligong Daxue Xuebao/Journal Huazhong (Central China) University of Science and Technology, 27 (03): : 72 - 74
  • [6] Exploring Remote Power Attacks Targeting Parallel Data Encryption On Multi-Tenant FPGAs
    Zhu, Yankun
    Zhou, Jindong
    Zhou, Pingqiang
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 57 - 62
  • [7] On-The-Fly Parallel Data Shuffling for Graph Processing on OpenCL-based FPGAs
    Chen, Xinyu
    Bajaj, Ronak
    Chen, Yao
    He, Jiong
    He, Bingsheng
    Wong, Weng-Fai
    Chen, Deming
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 67 - 73
  • [8] Protecting Parallel Data Encryption in Multi-Tenant FPGAs by Exploring Simple but Effective Clocking Methodologies
    Zhu, Yankun
    Zhou, Pingqiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (10) : 1919 - 1929
  • [9] DATA ACQUISITION AND PROCESSING OF PARALLEL FREQUENCY SAR BASED ON COMPRESSIVE SENSING
    You, Y. N.
    Xu, H. P.
    Li, C. S.
    Zhang, L. Q.
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2012, 133 : 199 - 215
  • [10] Simulation of multi-channel SAR raw data based on real single channel SAR data
    Zhang, Huansheng
    Yang, Ruliang
    PROCEEDINGS OF 2006 CIE INTERNATIONAL CONFERENCE ON RADAR, VOLS 1 AND 2, 2006, : 1741 - +