Power and Performance Efficient Partial Circuits in Packet-Switched Networks-on-Chip

被引:7
|
作者
Teimouri, Nasibeh [1 ]
Modarressi, Mehdi [2 ]
Sarbazi-azad, Hamid [1 ,3 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[2] Univ Tehran, Dept Elect & Comp Engn, Tehran 14174, Iran
[3] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 14174, Iran
关键词
Network-on-chip; circuit-switching; packet-switching; power consumption; performance;
D O I
10.1109/PDP.2013.82
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a hybrid packet-circuit switching for networks-on-chip to benefit from the advantages of both switching mechanisms. Integrating circuit and packet switching into a single NoC is achieved by partitioning the link bandwidth and router data-path and control-path elements into two parts and allocating each part to one of the switching methods. In this NoC, during injection in the source node, packets are initially forwarded on the packet-switched sub-network, but keep requesting a circuit towards the destination node. The circuit-switched part, at each cycle, collects the circuit construction requests, performs arbitration among the conflicting requests, and constructs circuits over the unallocated circuit-switched sub-network links. Unlike traditional circuit-switching, the circuit end point in this NoC is not necessarily the packet destination; rather the circuits can be terminated in any intermediate node between the packet source and destination nodes. At that node, the packet may either travel over another circuit (in case of successful circuit request) or continue its path over the packet-switched part. Therefore, packets may switch between the two sub-networks several times during their life-time in the network. Circuit construction is handled by a low-latency and low-cost setup network. To keep the complexity of the circuit construction low, the circuits are restricted to span within a neighborhood of d hops of the requesting node. The experimental results show considerable improvement in energy and latency over a traditional packet-switched NoC.
引用
收藏
页码:509 / 513
页数:5
相关论文
共 50 条
  • [1] Improving the performance of packet-switched networks-on-chip by SDM-based adaptive shortcut paths
    Modarressi, Mehdi
    Teimouri, Nasibeh
    Sarbazi-azad, Hamid
    [J]. INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 193 - 204
  • [2] Interfacing cores with on-chip packet-switched networks
    Bhojwani, P
    Mahapatra, R
    [J]. 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 382 - 387
  • [3] TCP Performance in Optical Packet-switched Networks
    Carla Raffaelli
    Paolo Zaffoni
    [J]. Photonic Network Communications, 2006, 11 : 243 - 252
  • [4] TCP performance in optical packet-switched networks
    Raffaelli, C
    Zaffoni, P
    [J]. PHOTONIC NETWORK COMMUNICATIONS, 2006, 11 (03) : 243 - 252
  • [5] Order is Power: Selective Packet Interleaving for Energy Efficient Networks-on-Chip
    Berman, Amit
    Ginosar, Ran
    Keidar, Idit
    [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 37 - 42
  • [6] Efficient fair queueing algorithms for packet-switched networks
    Stiliadis, D
    Varma, A
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 1998, 6 (02) : 175 - 185
  • [7] Packet-switched optical networks
    Yu, BY
    Toliver, P
    Runser, RJ
    Deng, KL
    Zhou, DY
    Glesk, I
    Prucnal, PR
    [J]. IEEE MICRO, 1998, 18 (01) : 28 - 38
  • [8] PUBLIC PACKET-SWITCHED NETWORKS
    WESSLER, BD
    HOVEY, RB
    [J]. DATAMATION, 1974, 20 (07): : 85 - 87
  • [9] TESTING PACKET-SWITCHED NETWORKS
    SPIEGELHALTER, BR
    MILLER, CG
    [J]. BRITISH TELECOMMUNICATIONS ENGINEERING, 1983, 2 (APR): : 12 - 16
  • [10] OPTIMIZATION OF THE PERFORMANCE OF PACKET-SWITCHED DATA-NETWORKS
    GARCIA, R
    [J]. FREQUENZ, 1984, 38 (11) : 278 - 284