Distributed Memory Allocation Technique for Synchronous Dataflow Graphs

被引:3
|
作者
Desnos, Karol [1 ]
Pelcat, Maxime [1 ]
Nezan, Jean-Francois [1 ]
Aridhi, Slaheddine [2 ]
机构
[1] UBL, CNRS UMR 6164, INSA Rennes, IETR, Rennes, France
[2] Texas Instruments France, Nice, France
关键词
D O I
10.1109/SiPS.2016.16
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a new distributed memory allocation technique for applications modeled with Synchronous Dataflow (SDF) graphs. This technique builds on a State-of-the-Art shared memory allocation technique based on a weighted graph, called Memory Exclusion Graph (MEG). A MEG captures the memory reuse opportunities between memory objects that must be allocated before the execution of an SDF graph. The algorithms detailed in this paper enable a single MEG to be split into separate MEGs, each of which is associated with a memory bank accessible only by one core of the architecture. The proposed technique is implemented within a rapid prototyping framework and is evaluated by deploying real computer vision applications on a Multiprocessor Systemon-Chip (MPSoC). Results show a systematic performance improvement due to better memory usage, with application speedups ranging from 2% up to 380%.
引用
收藏
页码:45 / 50
页数:6
相关论文
共 50 条
  • [1] Distributed synchronous control units for dataflow graphs under allocation of telescopic arithmetic units
    Kim, E
    Saito, H
    Lee, JG
    Lee, DI
    Nakamura, H
    Nanya, T
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 276 - 281
  • [2] Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs
    Stuijk, S.
    Basten, T.
    Geilen, M. C. W.
    Corporaal, H.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 777 - +
  • [3] Multithreaded simulation for synchronous dataflow graphs
    Hsu, Chia-Jui
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 331 - +
  • [4] Reduction Techniques for Synchronous Dataflow Graphs
    Geilen, Marc
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 911 - 916
  • [5] Multithreaded Simulation for Synchronous Dataflow Graphs
    Hsu, Chia-Jui
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [6] BUFFER MERGING TECHNIQUE FOR MINIMIZING MEMORY FOOTPRINTS OF SYNCHRONOUS DATAFLOW SPECIFICATIONS
    Desnos, Karol
    Pelcat, Maxime
    Nezan, Jean-Francois
    Aridhi, Slaheddine
    2015 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING (ICASSP), 2015, : 1111 - 1115
  • [7] Shift buffering technique for automatic code synthesis from synchronous dataflow graphs
    Oh, H
    Dutt, N
    Ha, S
    2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 51 - 56
  • [8] Evaluation of Synchronous Dataflow Graph Mappings onto Distributed Memory Architectures.
    Lesparre, Youen
    Munier-Kordon, Alix
    Delosme, Jean-Marc
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 146 - 153
  • [9] Scheduling synchronous dataflow graphs for efficient looping
    Bhattacharyya, Shuvra S.
    Lee, Edward A.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 6 (03): : 271 - 288
  • [10] Efficient simulation of critical synchronous dataflow graphs
    Hsu, Chia-Jui
    Ko, Ming-Yung
    Bhattacharyya, Shuvra S.
    Ramasubbu, Suren
    Pino, Jose Luis
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)