共 50 条
- [1] Distributed synchronous control units for dataflow graphs under allocation of telescopic arithmetic units DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 276 - 281
- [2] Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 777 - +
- [3] Multithreaded simulation for synchronous dataflow graphs 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 331 - +
- [4] Reduction Techniques for Synchronous Dataflow Graphs DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 911 - 916
- [6] BUFFER MERGING TECHNIQUE FOR MINIMIZING MEMORY FOOTPRINTS OF SYNCHRONOUS DATAFLOW SPECIFICATIONS 2015 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING (ICASSP), 2015, : 1111 - 1115
- [7] Shift buffering technique for automatic code synthesis from synchronous dataflow graphs 2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 51 - 56
- [8] Evaluation of Synchronous Dataflow Graph Mappings onto Distributed Memory Architectures. 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 146 - 153
- [9] Scheduling synchronous dataflow graphs for efficient looping Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 6 (03): : 271 - 288