An on-line calibration technique for mismatch errors in high-speed DACs

被引:9
|
作者
Catteau, Benoit [1 ]
Rombouts, Pieter [1 ]
Raman, Johan [1 ]
Weyten, Ludo [1 ]
机构
[1] Univ Ghent, Dept Elect & Informat Syst Lab ELIS, B-9000 Ghent, Belgium
关键词
current steering; digital-analog conversion; digital calibration; LMS; redundant signed digit (RSD) coding;
D O I
10.1109/TCSI.2008.918079
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper a novel online calibration technique for high-speed DACs is presented. The approach consists of two elements. The first element is the use of a redundant signed digit (RSD) scheme for the selection of the current sources. This enables a fully digital correction. The second element consists of an adaptive estimation of the correction terms by an LMS algorithm. For this purpose the DAC output signal is low-pass filtered and digitized by an accurate but low-speed calibration ADC. By replicating this analog signal path in the digital domain, the errors can be calculated and used to update the correction weights. The dynamic behavior and the accuracy of the adaptive calibration loop are analyzed both theoretically and through computer simulations, and it is shown that this way a greatly improved accuracy can be obtained.
引用
收藏
页码:1873 / 1883
页数:11
相关论文
共 50 条
  • [1] SETTLING TIME REDUCTION TECHNIQUE FOR HIGH-SPEED DACS
    KIM, O
    KIM, G
    KIM, W
    ELECTRONICS LETTERS, 1993, 29 (25) : 2191 - 2192
  • [2] Subsampling Mismatch Noise Cancellation for High-Speed Continuous-Time DACs
    Kong, Derui
    Galton, Ian
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 2843 - 2853
  • [3] A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs
    Zhu, Congyi
    Lin, Jun
    Wang, Zhongfeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (03) : 332 - 336
  • [4] Control of high-speed interpolating DACs
    Hames, S
    EE-EVALUATION ENGINEERING, 2005, 44 (11): : 20 - 20
  • [5] A Random DEM Technique with Minimal Element Transition Rate for High-speed DACs
    Wang, Peijun
    Sun, Nan
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1155 - 1158
  • [6] HIGH-SPEED DACS REQUIRE SPECIAL TESTING
    HANLON, PJ
    PRICE, BL
    ELECTRONIC DESIGN, 1993, 41 (07) : 72 - &
  • [7] Mismatch calibration methods for high-speed Time-Interleaved ADCs
    Benabes, Philippe
    Lelandais-Perrault, Caroline
    Le Dortz, Nicolas
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 49 - 52
  • [8] A TIMING CALIBRATION TECHNIQUE FOR HIGH-SPEED MEMORY TEST
    HAMADA, M
    NISHIMURA, Y
    NIIRO, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (11) : 1377 - 1382
  • [9] High-Speed DACs Ease Transmitter Designs
    Kuckreja, Ajay
    Ostrem, Geir
    MICROWAVES & RF, 2010, 49 (08) : 66 - +
  • [10] Timing Challenges in High-speed Interleaved ΔΣ DACs
    Bhide, Ameya
    Alvandpour, Atila
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 46 - 49