An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators

被引:18
|
作者
Wang, Xuan [1 ]
Xu, Jiang [1 ]
Wang, Zhe [1 ]
Chen, Kevin J. [1 ]
Wu, Xiaowen [1 ]
Wang, Zhehui [1 ]
Yang, Peng [1 ]
Duong, Luan H. K. [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China
关键词
Analytical modeling; on-chip voltage regulator; optimization; power delivery system; DC-DC CONVERTER; BUCK CONVERTER; OPTIMAL-DESIGN;
D O I
10.1109/TCAD.2015.2413400
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Design of power delivery system has great influence on the power management in many-core processor systems. Moving voltage regulators from off-chip to on-chip gains more and more interest in the power delivery system design, because it is able to provide fine-grained dynamic voltage scaling. Previous works are proposed to implement power efficient on-chip voltage regulators. It is important to analyze the characteristics of the entire power delivery system to explore the trade-off between the promising properties and costs of employing on-chip voltage regulators, especially the on-chip buck converters. In this paper, we present a novel analysis and design optimization platform of power delivery system called power supply on-chip (PowerSoC). It employs an analytical model to provide an accurate and fast evaluation of important characteristics, e.g., power efficiency, output stability, and dynamic voltage scaling, for the entire power delivery system consisting of on-chip/off-chip buck converters and power delivery network. Based on our model, geometric programming is utilized to find the optimal design for different power delivery systems and explore the tradeoff of using on-chip converters. Compared with SPICE simulations, our model achieves a simulation time reduction of six to seven orders of magnitude within 5% model error for the characteristic evaluation of different power delivery systems. By using PowerSoC, various architectures of power delivery systems are optimized for power efficiency under constraints of output stability, area, etc. Simulation results show that the hybrid architecture, consisting of both on-chip and off-chip converters, achieves 1.0% power efficiency improvement and 66.4% area reduction of converters, compared to the conventional design. We conclude the hybrid architecture has potential for efficient dynamic voltage scaling, small area, and the adaptability of the change of power delivery network parasitic, but careful account for the overhead of on-chip converters is needed.
引用
收藏
页码:1401 / 1414
页数:14
相关论文
共 50 条
  • [1] Characterizing Power Delivery Systems with On/Off-Chip Voltage Regulators for Many-Core Processors
    Wang, Xuan
    Xu, Jiang
    Wang, Zhe
    Chen, Kevin J.
    Wu, Xiaowen
    Wang, Zhehui
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [2] Adaptive Power Delivery System Management for Many-Core Processors with On/Off-Chip Voltage Regulators
    Li, Haoran
    Xu, Jiang
    Wang, Zhe
    Yang, Peng
    Maeda, Rafael K. V.
    Tian, Zhongyuan
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1265 - 1268
  • [3] Optimum voltage swing on on-chip and off-chip interconnect
    Svensson, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) : 1108 - 1112
  • [4] AN INVESTIGATION OF POWER MIGRATION POLICIES FOR MANY-CORE PROCESSORS TO MANAGE ON-CHIP THERMAL PROFILE
    Gupta, Man Prakash
    Cho, Minki
    Mukhopadhyay, Saibal
    Kumar, Satish
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 2, 2012, : 153 - +
  • [5] Power Integrity Comparison of Off-chip, On-interposer, On-chip Voltage Regulators in 2.5D/3D ICs
    Kim, Subin
    Cho, Kyungjun
    Park, Shinyoung
    Park, Hyunwook
    Kim, Seongguk
    Jeong, Seungtaek
    Son, Kyungjune
    Kim, Joungho
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [6] On-chip differential and common mode voltage measurement using off-chip referenced twin probing
    Yamanaga, Koh
    Sato, Takashi
    Masu, Kazuya
    2008 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2008, : 55 - 58
  • [7] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [8] Realizing Complexity-Effective On-Chip Power Delivery for Many-Core Platforms by Exploiting Optimized Mapping
    Tavana, Mohammad Khavan
    Pathak, Divya
    Hajkazemi, Mohammad Hossein
    Malik, Maria
    Savidis, Ioannis
    Homayoun, Houman
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 581 - 588
  • [9] Power Aware Placement of On-Chip Voltage Regulators
    Bairamkulov, Rassul
    Friedman, Eby G.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (02) : 654 - 666
  • [10] Variability-Aware Dark Silicon Management in On-Chip Many-Core Systems
    Shafique, Muhammad
    Gnad, Dennis
    Garg, Siddharth
    Henkel, Joerg
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 387 - 392