Verifying termination and error-freedom of logic programs with block declarations

被引:0
|
作者
Smaus, JG
Hill, PM
King, A
机构
[1] CWI, NL-1098 SJ Amsterdam, Netherlands
[2] Univ Leeds, Sch Comp Studies, Leeds LS2 9JT, W Yorkshire, England
[3] Univ Kent, Canterbury CT2 7NF, Kent, England
关键词
verification; delay declarations; termination; modes; types; selection rule; built-ins errors;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
We present verification methods for logic programs with delay declarations. The verified properties are termination and freedom from errors related to built-ins. Concerning termination, we present two approaches. The first approach tries to eliminate the well-known problem of speculative output bindings. The second approach is based on identifying the predicates for which the textual position of an atom using this predicate is irrelevant with respect to termination. Three features are distinctive of this work: it allows for predicates to be used in several modes; it shows that block declarations, which are a very simple delay construct, are sufficient to ensure the desired properties; it takes the selection rule into account, assuming it to be as in most Prolog implementations. The methods can be used to verify existing programs and assist in writing new programs.
引用
收藏
页码:447 / 486
页数:40
相关论文
共 50 条