共 50 条
- [1] Compression of Deep Neural Networks with Structured Sparse Ternary Coding [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (09): : 1009 - 1019
- [2] Compression of Deep Neural Networks with Structured Sparse Ternary Coding [J]. Journal of Signal Processing Systems, 2019, 91 : 1009 - 1019
- [3] Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration [J]. 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2019,
- [4] Quantized Guided Pruning for Efficient Hardware Implementations of Deep Neural Networks [J]. 2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 206 - 209
- [6] An Efficient Hardware Accelerator for Sparse Transformer Neural Networks [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2670 - 2674
- [7] Deep Neural Network Structured Sparse Coding for Online Processing [J]. IEEE ACCESS, 2018, 6 : 74778 - 74791
- [8] Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs [J]. PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 353 - 358
- [9] ELECTRONIC HARDWARE IMPLEMENTATIONS OF NEURAL NETWORKS [J]. APPLIED OPTICS, 1987, 26 (23) : 5085 - 5092
- [10] Efficient Hardware Accelerator for Compressed Sparse Deep Neural Network [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (05): : 772 - 775