the Review of Cache Application Technology in CMP

被引:0
|
作者
Li, Shuo [1 ,2 ]
Xu, Gaochao [1 ]
Qiao, Xiaolin [3 ]
Wu, Feng [4 ]
机构
[1] Jilin Univ, Coll Comp Sci & Technol, Changchun 130023, Peoples R China
[2] Informat Ctr, Changchun, Peoples R China
[3] China Acad Aerosp Elect Technol, Inst 13, Changchun, Peoples R China
[4] Jilin Commun Polytech, Changchun, Peoples R China
关键词
CMP; cache partitioning; cache replacement; fairness;
D O I
10.4028/www.scientific.net/AMM.291-294.2802
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
The chip-multiprocessor (CMP) have been main stream of current processors[1], and it integrates the multi-core into the chip so that it can make full use of the growing transistor resources; in the meantime the further development and utilization make the thread level parallelism become possible. In CMP structure Cache plays a more and more important role. So we introduce some new cache technology in this paper.
引用
收藏
页码:2802 / +
页数:2
相关论文
共 50 条
  • [1] Pthreads Performance Characteristics on Shared Cache CMP, Private Cache CMP and SMP
    Tan, Ian K. T.
    Chai, Ian
    Hoong, Poo Kuan
    [J]. 2010 SECOND INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATIONS: ICCEA 2010, PROCEEDINGS, VOL 1, 2010, : 186 - 191
  • [2] CMP Process Technology in TSV Application
    Wang, Yuchun
    Gage, Max
    Xia, Sherry
    Tu, Wen-Chiang
    Karuppiah, Lakshmanan
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 533 - 538
  • [3] Hierarchical Cache Directory for CMP
    Song-Liu Guo
    Hai-Xia Wang
    Yi-Bo Xue
    Chong-Min Li
    Dong-Sheng Wang
    [J]. Journal of Computer Science and Technology, 2010, 25 : 246 - 256
  • [4] Hierarchical Cache Directory for CMP
    郭松柳
    王海霞
    薛一波
    李崇民
    汪东升
    [J]. Journal of Computer Science & Technology, 2010, 25 (02) : 246 - 256
  • [5] Hierarchical Cache Directory for CMP
    Guo, Song-Liu
    Wang, Hai-Xia
    Xue, Yi-Bo
    Li, Chong-Min
    Wang, Dong-Sheng
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (02) : 246 - 256
  • [6] CMP cache architecture and the OpenMP performance
    Tao, Jie
    Hoang, Kim D.
    Karl, Wolfgang
    [J]. PRACTICAL PROGRAMMING MODEL FOR THE MULTI-CORE ERA, PROCEEDINGS, 2008, 4935 : 77 - +
  • [7] DiCo-CMP:: Efficient cache coherency in tiled CMP architectures
    Ros, Alberto
    Acacio, Manuel E.
    Garcia, Jose M.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 1579 - 1589
  • [8] Application for CMP Technology on the Advanced ULSI Device Fabrication/
    Suzuki, Keisuke
    Nishizawa, Hideaki
    [J]. Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering, 2022, 88 (08): : 627 - 630
  • [9] 可交换数据Cache结构的CMP:EDCA-CMP
    陈建党
    郭松柳
    王海霞
    汪东升
    [J]. 小型微型计算机系统, 2007, (07) : 1331 - 1333
  • [10] A NUCA substrate for flexible CMP cache sharing
    Huh, Jaehyuk
    Kim, Changkyu
    Shafi, Hazim
    Zhang, Lixin
    Burger, Doug
    Keckler, Stephen W.
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2007, 18 (08) : 1028 - 1040