An Engineering Design of 4-Bit Special Purpose Microprogramrned Processor

被引:1
|
作者
Abu Al-Haija, Qasem [1 ]
Al-Amri, Hasan [1 ]
Al-Nashri, Mohamed [1 ]
Al-Muhaisen, Sultan [1 ]
机构
[1] King Faisal Univ, Dept Elect Engn, Al Hasa 31982, Saudi Arabia
关键词
Digital Design; Microprocessor; Instruction Set; ALU; Ultiboard; Microcode;
D O I
10.1016/j.procs.2013.09.071
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This work is a complementary part for what we proposed in [1]. In this paper, an undergraduate design experience for special purpose 4-bit microprocessor using the skills learned from digital logic design and Microprocessors courses is presented. The experience started in [1] by designing the ALU using the hardware printed circuit board and we are following it by completing the design by the instruction set architecture and the microprogram code. Our microprocessor contains - in addition to the ALB- six registers: A 4-bit accumulator register, Flag register that holds only zero (Z) and carry (C) flags, Program counter register (PC), Memory address register (MAR), Instruction register (IR), and Buffer Register. All programs and data are stored in the 1k RAM. (C) 2013 The Authors. Published by Elsevier B.V.
引用
收藏
页码:512 / 516
页数:5
相关论文
共 50 条
  • [1] A 4-BIT JOSEPHSON DATA PROCESSOR CHIP
    HATANO, Y
    YANO, SI
    MORI, H
    YAMADA, H
    HIRANO, M
    KAWABE, U
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1312 - 1316
  • [2] A SUBNANOSECOND CLOCK JOSEPHSON 4-BIT PROCESSOR
    KOTANI, S
    IMAMURA, T
    HASUO, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 117 - 124
  • [3] Design of 4-bit LFSR on FPGA
    Kumar, Anjan
    Saraswat, Shelesh Krishna
    Agrawal, Tarun
    [J]. 2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [4] Approximate computing for 4-bit Adder Design
    Yu, Qi
    Wang, Lun-Yao
    Chu, Zhu-Fei
    Xia, Yin-Shui
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1360 - 1362
  • [5] Design of 4-bit reversible shift registers
    [J]. 1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [6] 4-BIT WONDER
    Cass, Stephen
    [J]. IEEE SPECTRUM, 2018, 55 (08) : 14 - 15
  • [7] THE 4-BIT QUESTION
    WEISS, R
    [J]. EDN, 1993, 38 (10) : 87 - 87
  • [8] QUADRATIC APPROXIMATIONS OF THE SPECIAL TYPE FOR THE 4-BIT PERMUTATIONS IN SBOXES
    Tokareva, N. N.
    [J]. PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2008, 1 (01): : 50 - 54
  • [9] Design and Implementation of Hybrid 4-bit Flash ADC
    Thakur, Kriti
    Kingra, Sandeep Kaur
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 1233 - 1237
  • [10] Design of MEMS based 4-Bit Shift Register
    Katageri, Ajayakumar C.
    Sheeparamatti, B. G.
    Math, Veekshit B.
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS), 2014, : 103 - 107