共 50 条
- [1] A 4-BIT JOSEPHSON DATA PROCESSOR CHIP [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1312 - 1316
- [3] Design of 4-bit LFSR on FPGA [J]. 2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
- [4] Approximate computing for 4-bit Adder Design [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1360 - 1362
- [5] Design of 4-bit reversible shift registers [J]. 1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
- [8] QUADRATIC APPROXIMATIONS OF THE SPECIAL TYPE FOR THE 4-BIT PERMUTATIONS IN SBOXES [J]. PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2008, 1 (01): : 50 - 54
- [9] Design and Implementation of Hybrid 4-bit Flash ADC [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 1233 - 1237
- [10] Design of MEMS based 4-Bit Shift Register [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SMART STRUCTURES AND SYSTEMS (ICSSS), 2014, : 103 - 107