System design and matching analysis of CMOS RFIC

被引：0
|
作者：
Liu, Lintao [1 ]
Wang, Jinxiang [1 ]
Yu, Mingyan [1 ]
Ye, Yizheng [1 ]
机构：
[1] Harbin Inst Technol, Ctr Microelect, Harbin, Peoples R China
来源：
2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5 | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A completed methodology to accomplish a successful system level design of CMOS RFIC (Radio Frequency Integrated Circuit) is presented. Simulation measures and simulation level is explained. For optimization of designs, budget simulation is stated. Budget measurements can indicate the degree to which a given component can degrade overall system performance. Matching in integrated RF receiver is analyzed for integration of all modules.
引用
收藏
页码：1272 / 1274
页数：3
相关论文
共 50 条
  • [1] CMOS RFIC: Application to wireless transceiver design
    Wen, KA
    Wuen, WS
    Huang, GW
    Chen, LP
    Chen, KY
    Liu, SF
    Chen, ZS
    Chang, CY
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 131 - 142
  • [2] Design considerations of differential inductors in CMOS technology for RFIC
    Yang, HYD
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 449 - 452
  • [3] Design of a transceiver RFIC for UWB chaotic OOK system in 0.18um CMOS technology
    Jeong, Moo-Il
    Moon, Jeong-Ho
    Lee, Chang-Seok
    2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES, 2007, : 198 - 201
  • [4] Design of a transceiver RFIC for UWB chaotic OOK system in 0.18um CMOS technology
    Jeong, Moo-Il
    Moon, Jeong-Ho
    Lee, Chang-Seok
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 312 - 315
  • [5] CMOS RF Noise, Scaling, and Compact Modeling for RFIC Design
    Antonopoulos, Angelos
    Bucher, Matthias
    Papathanasiou, Konstantinos
    Makris, Nikolaos
    Sharma, Rupendra K.
    Sakalas, Paulius
    Schroter, Michael
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 53 - 56
  • [6] A design system for RFIC: Challenges and solutions
    Miliozzi, P
    Kundert, K
    Lampaert, K
    Good, P
    Chian, M
    PROCEEDINGS OF THE IEEE, 2000, 88 (10) : 1613 - 1632
  • [7] Design of multilevel pyramidically wound symmetric inductor for CMOS RFIC's
    Haobijam, Genemala
    Paily, Roy
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (01) : 9 - 21
  • [8] CMOS RFIC开关浅析
    JOEG RIMM
    佳木
    今日电子, 2004, (12) : 39 - 41
  • [9] Lower the Voltage for CMOS RFIC
    Lu, Liang-Hung
    Chen, Huan-Sheng
    IEEE MICROWAVE MAGAZINE, 2010, 11 (01) : 70 - 77
  • [10] An on-chip vertical solenoid inductor design for multigigahertz CMOS RFIC
    Tsui, HY
    Lau, J
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (06) : 1883 - 1890
12345