共 50 条
- [1] A simulation approach to verification and validation of formal specifications [J]. FIRST INTERNATIONAL SYMPOSIUM ON CYBER WORLDS, PROCEEDINGS, 2002, : 113 - 120
- [2] Towards Automatic Validation of Dynamic Behavior in Pipelined Processor Specifications [J]. Design Automation for Embedded Systems, 2003, 8 : 249 - 265
- [4] TOWARDS THE VALIDATION OF A SIMULATION ENVIRONMENT [J]. 2016 WINTER SIMULATION CONFERENCE (WSC), 2016, : 3676 - 3677
- [6] Using Simulation for the Validation of High Level Specifications of Control Systems [J]. Journal of Intelligent and Robotic Systems, 2003, 38 : 345 - 375
- [7] Simulation-Assisted Elicitation and Validation of Behavioral Specifications for Multiple Stakeholders [J]. 2012 IEEE 21ST INTERNATIONAL WORKSHOP ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES (WETICE), 2012, : 220 - 225
- [8] Simulation and validation of high-level abstract state machine specifications [J]. ESM'99 - MODELLING AND SIMULATION: A TOOL FOR THE NEXT MILLENNIUM, VOL II, 1999, : 463 - 465
- [10] Towards the industrial use of validation techniques and automatic test generation methods for SDL specifications [J]. SDL '97 - TIME FOR TESTING: SDL, MSC AND TRENDS, 1997, : 245 - 259