All-Digital Time-Domain Compute-in-Memory Engine for Binary Neural Networks With 1.05 POPS/W Energy Efficiency

被引:10
|
作者
Lou, Jie [1 ]
Lanius, Christian [1 ]
Freye, Florian [1 ]
Stadtmann, Tim [1 ]
Gemmeke, Tobias [1 ]
机构
[1] Rhein Westfal TH Aachen, Chair Integrated Digital Syst & Circuit Design, Aachen, Germany
关键词
time-domain; compute-in-memory; binary neural network; commercial standard cells; double-edge operation; wave-pipelining; MACRO;
D O I
10.1109/ESSCIRC55480.2022.9911382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an all-digital time-domain compute-in-memory (TDCIM) engine for binary neural networks (BNNs), which is based on commercial standard cells facilitating technology mapping. The proposed TDCIM engine exploits energy-efficient computing principles, supports data reuse and employs double-edge triggered operation. Time domain wave-pipelining technique is also introduced to improve throughput by 1.5x while preserving accuracy. We use Structured Data-Path (SDP) placement and custom routing flow during place and route (P&R) to reduce systematic variations. The measured arrival time of different MAC results is sufficiently bounded to preserve accuracy across PVT variations. Fabricated in a 22nm process, the proposed BNN engine can achieve an energy efficiency of 1.05 POPS/VV at 0.5V matching the accuracy of the PyTorch baseline of 99.14% on the MNIST dataset.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 9 条
  • [1] An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks
    Lou, Jie
    Freye, Florian
    Lanius, Christian
    Gemmeke, Tobias
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 287 - 298
  • [2] Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices
    Lou, Jie
    Freye, Florian
    Lanius, Christian
    Gemmeke, Tobias
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 665 - 670
  • [3] CIMGN: An Energy-efficient All-digital Compute-in-memory Graph Neural Network Processor
    Wang, Yipeng
    Yang, Mengtian
    Xie, Shanshan
    Wang, Meizhi
    Kulkarni, Jaydeep P.
    [J]. IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 477 - 480
  • [4] All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing
    Sayal, Aseem
    Fathima, Shirin
    Nibhanupudi, S. S. Teja
    Kulkarni, Jaydeep P.
    [J]. 2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 228 - +
  • [5] A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing
    Sayal, Aseem
    Nibhanupudi, S. S. Teja
    Fathima, Shirin
    Kulkarni, Jaydeep P.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (01) : 60 - 75
  • [6] Toward All-Digital Time-Domain Neural Network Accelerators for In-Sensor Processing Applications
    Mohey, Ahmed M.
    Kosunen, Marko
    Ryynanen, Jussi
    Andraud, Martin
    [J]. 2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [7] All-Digital Time-Domain Temperature Sensor for Energy Efficient On-Chip Thermal Management
    Baek, Gidong
    Jeong, Hanwool
    [J]. 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [8] A 22-nm All-Digital Time-Domain Neural Network Accelerator for Precision In-Sensor Processing
    Mohey, Ahmed M.
    Leslin, Jelin
    Singh, Gaurav
    Kosunen, Marko
    Ryynänen, Jussi
    Andraud, Martin
    [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024, 32 (12) : 2220 - 2231
  • [9] An Energy-Efficient Time Domain Based Compute In-Memory Architecture for Binary Neural Network
    Chakraborty, Subhradip
    Kushwaha, Dinesh
    Goel, Abhishek
    Singla, Anmol
    Bulusu, Anand
    Dasgupta, Sudeb
    [J]. 2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,