Improving the solder joint reliability of VQFN packages

被引:0
|
作者
Stoeckl, S [1 ]
Pape, H [1 ]
机构
[1] Infineon Technol AG, Corp Assembly & Test, D-93049 Regensburg, Germany
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Solder joint reliability during Temperature Cycling on Board (TCOB) is a critical issue not only for BGA but also for Quad Flat Non-leaded (QFN) type packages. On the latter, only a few studies are available in the literature. In this work a parameter study based on Robert Darveaux's model for BGA solder fatigue life prediction was done using full 3D FEA modeling with ANSYS (R). The target was to identify the most sensitive parameters. Subsequently Darveaux's model is modified by calibrating experimentally derived model constants to TCOB test results of different leaded VQFN (Very thin QFN) packages. The simulations predict highest plastic work in the solder at the lead side of a corner lead. This crack location corresponds well with experimental findings. The most remarkable result is the very high sensitivity of predicted solder fatigue life on the CTE of the PCB: just 2 ppn-L/K variation of CTE result in 100% effect on fatigue life. Formulating parameter effects in positive direction only, other parameters with high effect (50-100%) on solder fatigue life are a high die/die-pad length ratio, a large solder contact area, and of course a reduced temperature cycling profile from -40/125 degrees C to 0/100 degrees C. Moderate effects of 20%-50% can be achieved with stiffness reductions on both sides of the solder joint, i.e. thinner die, thinner PCB, lower Young's modulus of the mold compound, reduced number or thickness of Cu-layers in the PCB. An increased solder joint height and the existence of a solder fillet have also a positive effect. Finally a correlation of experimental data and simulation results with TCOB test results of ten different VQFN-packages is performed to improve the quantitative prediction accuracy of the simulation methodology. Here after "recalibrating" the constants of Darveaux's fatigue model all simulation and test results agree within a 2X accuracy range, which is considered acceptable.
引用
收藏
页码:760 / 767
页数:8
相关论文
共 50 条
  • [1] Design study for improved solder joint reliability of VQFN packages
    Stoeckl, S
    Pape, H
    Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005, : 297 - 304
  • [2] Improving Solder Joint Reliability for PoP Packages in Current Mobile Ecosystem
    Dhandapani, Karthikeyan
    Zheng, Jiantao
    Roggeman, Brian
    Hsu, Marcus
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1645 - 1650
  • [3] Methodology for predicting solder joint reliability in semiconductor packages
    Pendse, RD
    Zhou, P
    MICROELECTRONICS RELIABILITY, 2002, 42 (02) : 301 - 305
  • [4] Solder joint reliability of wafer scale CSP packages
    Smetana, J
    Sullivan, B
    2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 216 - 222
  • [5] A testing method for assessing solder joint reliability of FCBGA packages
    Wang, JL
    Lim, HK
    Lew, HS
    Saw, WT
    Tan, CH
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 833 - 840
  • [6] Peel test metrology for solder joint reliability of FCBGA packages
    Wang, JL
    Lim, HK
    Lew, HS
    Saw, WT
    Tan, CH
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 353 - 358
  • [7] Solder joint reliability of plastic ball grid array packages
    Zhong, Chong Hua
    Yi, Sung
    Soldering and Surface Mount Technology, 1999, 11 (01): : 44 - 48
  • [8] Solder joint reliability of plastic ball grid array packages
    Zhong, CH
    Yi, S
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 1999, 11 (01) : 44 - 48
  • [9] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, Lei
    Sarihan, Vijay
    Guo, Yifan
    Mawer, Andrew
    Proceedings - Electronic Components and Technology Conference, 1999, : 255 - 259
  • [10] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, L
    Sarihan, V
    Guo, YF
    Mawer, A
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 255 - 259