Placement and Floorplanning in Dynamically Reconfigurable FPGAs

被引:24
|
作者
Montone, Alessio [1 ]
Santambrogio, Marco D. [2 ]
Sciuto, Donatella [1 ]
Memik, Seda Ogrenci [3 ]
机构
[1] Politecn Milan, Dipartimento Elettron & Informat, I-20133 Milan, Italy
[2] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA
[3] Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL USA
关键词
Algorithms; Design; Performance; Reconfigurable computing; floorplacement; FPGAs; computer-aided design;
D O I
10.1145/1862648.1862654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The aim of this article is to describe a complete partitioning and floorplanning algorithm tailored for reconfigurable architectures deployable on FPGAs and considering communication infrastructure feasibility. This article proposes a novel approach for resource- and reconfiguration- aware floorplanning. Different from existing approaches, our floorplanning algorithm takes specific physical constraints such as resource distribution and the granularity of reconfiguration possible for a given FPGA device into account. Due to the introduction of constraints typical of other problems like partitioning and placement, the proposed approach is named floorplacer in order to underline the great differences with respect to traditional floorplanners. These physical constraints are typically considered at the later placement stage. Different aspects of the problems have been described, focusing particularly on the FPGAs resource heterogeneity and the temporal dimension typical of reconfigurable systems. Once the problem is introduced a comparison among related works has been provided and their limits have been pointed out. Experimental results proved the validity of the proposed approach.
引用
收藏
页数:34
相关论文
共 50 条
  • [1] Performance-driven placement for dynamically reconfigurable FPGAs
    Wu, GM
    Lin, JM
    Chang, YW
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (04) : 628 - 642
  • [2] Floorplanning for Partially Reconfigurable FPGAs
    Banerjee, Pritha
    Sangtani, Megha
    Sur-Kolay, Susmita
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (01) : 8 - 17
  • [3] An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs
    Xu, Xiaodong
    Xu, Qi
    Huang, Jinglei
    Chen, Song
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 403 - 406
  • [4] Post-Placement Leakage Optimization for Partially Dynamically Reconfigurable FPGAs
    Li, Chi-Feng
    Yuh, Ping-Hung
    Yang, Chia-Lin
    Chang, Yao-Wen
    [J]. ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 92 - 97
  • [5] UNIFICATION OF PR REGION FLOORPLANNING AND FINE-GRAINED PLACEMENT FOR DYNAMIC PARTIALLY RECONFIGURABLE FPGAS
    He, Ruining
    Liang, Guoqiang
    Ma, Yuchun
    Wang, Yu
    Bian, Jinian
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [6] DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs
    Wang, Jinyu
    Kang, Yifei
    Wu, Weiguo
    Xing, Guoliang
    Tu, Linlin
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (08) : 1613 - 1625
  • [7] An Application Scenario for Dynamically Reconfigurable FPGAs
    Schwiegelshohn, Fynn
    Huebner, Michael
    [J]. 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
  • [8] Partitioning sequential circuits on dynamically reconfigurable FPGAs
    Chang, D
    Marek-Sadowska, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (06) : 565 - 578
  • [9] Configuration bitstream compression for dynamically reconfigurable FPGAs
    Pan, JH
    Mitra, T
    Wong, WF
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 766 - 773
  • [10] A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs
    Cantó, E
    Moreno, JM
    Cabestany, J
    Lacadena, I
    Insenser, JM
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) : 210 - 218