Quasi-two-level and three-level operation of a diode-clamped multilevel inverter using space vector modulation

被引:22
|
作者
Adam, G. P. [1 ]
Finney, S. J. [1 ]
Ojo, O. [2 ]
Williams, B. W. [1 ]
机构
[1] Univ Strathclyde, Glasgow G1 1XQ, Lanark, Scotland
[2] Tennessee Technol Univ, Dept Elect Engn, Cookeville, TN 38505 USA
关键词
BACK-TO-BACK; CONVERTERS; VOLTAGES; DESIGN;
D O I
10.1049/iet-pel.2011.0229
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents space vector-based quasi-two-level operation of a diode-clamped multilevel inverter which improves dc link utilisation and output voltage quality, and avoids the dc link capacitor voltage balancing problem experienced with standard multilevel operation. Beside a review of quasi-two-level operation and the capacitor voltage balancing method, the study presents a detailed discussion on the implementation of space vector modulation and the selection of switching sequence for a five-level inverter. Additionally, the condition for maximum theoretical modulation index for space vector modulation is established. A prototype five-level diode-clamped inverter is to experimentally validate the approach. Also this study extends the concept of quasi-two-level-to-three-level operation of the diode-clamped multilevel inverter in order to address the shortcomings experienced with quasi-two-level operation, such as low waveform quality and high switching losses. The validity of three-level inverter operation is confirmed experimentally on a prototype of a five-level diode-clamped inverter. The study also highlights the limitations of three-level operation of a diode-clamped multilevel inverter.
引用
收藏
页码:542 / 551
页数:10
相关论文
共 50 条
  • [1] Two-level Operation of a Diode-Clamped Multilevel Inverter
    Adam, Grain Philip
    Finney, Stephen Jon
    Williams, Barry Wayne
    Mohammed, Mohammed. T.
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 1137 - 1142
  • [2] Space vector based modulation scheme for reducing capacitor RMS current in three-level diode-clamped inverter
    Gopalakrishnan, K. S.
    Narayanan, G.
    [J]. ELECTRIC POWER SYSTEMS RESEARCH, 2014, 117 : 1 - 13
  • [4] Space vector based modulation scheme for reducing capacitor RMS current in three-level diode-clamped inverter
    Gopalakrishnan, K.S.
    Narayanan, G.
    [J]. Electric Power Systems Research, 2014, 117 : 1 - 13
  • [5] Diode-clamped Three-Level Dual Buck Inverter
    Zheng Jie
    Wang Chenghua
    Hong Feng
    [J]. ICEET: 2009 INTERNATIONAL CONFERENCE ON ENERGY AND ENVIRONMENT TECHNOLOGY, VOL 2, PROCEEDINGS, 2009, : 131 - 134
  • [6] Five-Level Diode-Clamped Inverter With Three-Level Boost Converter
    Abdullah, Rosmadi
    Abd Rahim, Nasrudin
    Raihan, Siti Rohani Sheikh
    Ahmad, Abu Zaharin
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) : 5155 - 5163
  • [7] SiC Three-Level Neutral-Point-Clamped Converter With Clamping Diode Volume Reduction Using Quasi-Two-Level Operation
    Lin, Xiang
    Dong, Dong
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2023, 38 (08) : 9839 - 9851
  • [8] A Simplified Space Vector Pulse Width Modulation for three phase three-level diode clamped Inverter
    Roy, Dehanjan
    Singh, Madhu
    [J]. 2017 INTERNATIONAL CONFERENCE ON SMART GRIDS, POWER AND ADVANCED CONTROL ENGINEERING (ICSPACE), 2017, : 226 - 230
  • [9] A SPACE VECTOR PWM MODULATION SCHEME FOR BACK-TO-BACK THREE-LEVEL DIODE-CLAMPED CONVERTERS
    Grigoletto, Felipe Bovolini
    Pinheiro, Humberto
    [J]. 2009 BRAZILIAN POWER ELECTRONICS CONFERENCE, VOLS 1 AND 2, 2009, : 341 - 348
  • [10] Three-Level Diode-Clamped Boost PWM Rectifier Based On Mixed Coordinate Space Vector Modulation
    Gao, Ning
    Wang, Yong
    Cai, Xu
    [J]. 2012 TWENTY-SEVENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2012, : 1117 - 1120