共 50 条
- [1] An Integer Programming Placement Approach to FPGA Clock Power Reduction [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [4] An effective congestion-based integer programming model for VLSI global routing [J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 889 - 893
- [5] A Novel Integer Linear Programming Based Optimal PMU Placement Model [J]. 2018 NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2018,
- [6] Binary Integer Programming Based PMU Placement in the Presence of Conventional Measurements [J]. 2016 IEEE PES INNOVATIVE SMART GRID TECHNOLOGIES CONFERENCE EUROPE (ISGT-EUROPE), 2016,
- [7] Congestion Analysis for Global Routing via Integer Programming [J]. 2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 256 - 262
- [9] Mixed Integer Programming Models for Detailed Placement [J]. ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 87 - 94
- [10] Congestion mitigation during placement [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 228 - 229