AN EFFICIENT HIGH SPEED WALLACE TREE MULTIPLIER

被引：0

作者：

Sureka, N. ^{[1
]}

Porselvi, R. ^{[1
]}

Kumuthapriya, K. ^{[1
]}

机构：

[1] Tagore Engn Coll, Madras, Tamil Nadu, India

来源：

2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES) | 2013年

关键词：

Wallace tree; Carry select adder; compressors; adder; multiplier;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Power dissipation of integrated circuits is a major concern for VLSI circuit designers. A Wallace tree multiplier is an improved version of tree based multiplier architecture. It uses carry save addition algorithm to reduce the latency. This paper aims at further reduction of the latency and power consumption of the Wallace tree multiplier. This is accomplished by the use of 4: 2, 5: 2 compressors and a proposed carry select adder. The result shows that the proposed Wallace tree multiplier is 44.4% faster than the conventional Wallace tree multiplier, along with realization of 11% of reduced power consumption. The simulations have been carried out using the Modelsim and Xilinx tools

引用

页码：1023 / 1026

页数：4

共 50 条

[1] A High Speed and Area Efficient Booth Recoded Wallace Tree Multiplier for fast Arithmetic Circuits
Rao, Jagadeshwar M.
Dubey, Sanjay
[J]. 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 220 - 223
[2] High-speed, area efficient VLSI architecture of Wallace-Tree multiplier for DSP-applications
Mandloi, Aditya
Agrawal, Shreshtha
Sharma, Shrenee
Shrivastava, Shruti
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[3] Design of FIR Filter Using High Speed Wallace Tree Multiplier with Fast Adders
Kavitha, A.
Priya, S. Suvathi
Naveena, S.
Vijiyaprabha, B.
Prasheetha, S.
[J]. BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (03): : 193 - 196
[4] Implementation of an Efficient NxN Multiplier Based on Vedic Mathematics and Booth Wallace Tree Multiplier
Jain, Avinash
Bansal, Somya
Khan, Shaheen
Akhter, Shamim
Chaturvedi, Saurabh
[J]. 2019 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, CONTROL AND AUTOMATION (ICPECA-2019), 2019, : 364 - 368
[5] An Efficient Architecture of RNS Based Wallace Tree Multiplier for DSP Applications
Kundu, Partha Pratim
Bandyopadhyay, Oishila
Sinha, Amitabha
[J]. 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 221 - 224
[6] Design of an Algorithmic Wallace Multiplier using High Speed Counters
Asif, Shahzad
Kong, Yinan
[J]. 2015 TENTH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2015, : 133 - 138
[7] Design of area-efficient high speed 4 x 4 Wallace tree multiplier using quantum-dot cellular automata
Gudivada, A. Arunkumar
Kumar, K. Jayaram
Jajula, Srinivasa Rao
Siddani, Durga Prasad
Poola, Praveen Kumar
Vourganti, Varun
Panigrahy, Asisa Kumar
[J]. MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 1514 - 1523
[8] A Novel Approach to Design Area Optimized, Energy Efficient And High Speed Wallace-Tree Multiplier Using GDI Based Full Adder
Kumar, Korra Ravi
[J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 291 - 294
[9] High Performance and Area Efficient Signed Baugh-Wooley Multiplier with Wallace Tree Using Compressors
Abhilash, R.
Dubey, Sanjay
Chinnaaiah, M. C.
[J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
[10] Modified Wallace Tree Multiplier using Efficient Square Root Carry Select Adder
Paradhasaradhi, Damarla
Prashanthi, M.
Vivek, N.
[J]. 2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,

← 1 2 3 4 5 →