Improving Code Density of Embedded Software using a 2-level Dictionary Code Compression Architecture

被引:0
|
作者
Collin, Mikael [1 ]
Brorsson, Mats [1 ]
机构
[1] KTH ICT, Dept Elect Comp & Software Syst, SE-16440 Kista, Sweden
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dictionary code compression has been proposed to reduce the energy consumed in the instruction fetch path of processors or to reduce program footprint in memory With this technique, instructions, or instruction sequences, are in the binary code replaced with short code words that in run-time are replaced with the original instructions using the dictionary inside the data-path. We present here a new method with the aim to further improve on code density as compared to previously proposed dictionary code compression techniques. It is a 2-level approach capable of handling compression of both individual instructions and code sequences of 2-16 instructions. Our proposed approach is more flexible and has better dynamic compression ratio and fetch path energy consumption as compared to previously studied 1-level approaches. The energy consumed in the instruction fetch path is reduced with up to 56% as compared to using uncompressed instructions.
引用
收藏
页码:284 / 291
页数:8
相关论文
共 50 条
  • [1] Two-Level Dictionary Code Compression: a New Scheme to Improve Instruction Code Density of Embedded Applications
    Collin, Mikael
    Brorsson, Mats
    CGO 2009: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, PROCEEDINGS, 2009, : 231 - 242
  • [2] Improving code density using compression techniques
    Lefurgy, C
    Bird, P
    Chen, IC
    Mudge, T
    THIRTIETH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1997, : 194 - 203
  • [3] Code Compression using Multi-Level Dictionary
    Azevedo Dias, Wanderson Roger
    Moreno, Edward David
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [4] Multi-Level Dictionary used in Code Compression for Embedded Systems
    Azevedo Dias, Wanderson Roger
    Moreno, Edward David
    2013 DATA COMPRESSION CONFERENCE (DCC), 2013, : 487 - 487
  • [5] Code Compression in Embedded Processors using Multi-dictionary and Pattern Blocks
    Tu, Ji
    Wang, Zilong
    Zheng, Meisong
    Li, Lijian
    Wang, Junye
    2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 361 - 365
  • [6] 2-LEVEL SEMANTICS AND CODE GENERATION
    NIELSON, F
    NIELSON, HR
    THEORETICAL COMPUTER SCIENCE, 1988, 56 (01) : 59 - 133
  • [7] Clustered Multi-dictionary Code Compression for Embedded Systems
    Tu, Ji
    Zheng, Meisong
    Wang, Zilong
    Li, Lijian
    Wang, Junye
    2015 DATA COMPRESSION CONFERENCE (DCC), 2015, : 473 - 473
  • [8] Improving dictionary-based code compression in VLIW architectures
    Nam, SJ
    Park, IC
    Kyung, CM
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (11): : 2318 - 2324
  • [9] Using software architecture for code testing
    Muccini, H
    Bertolino, A
    Inverardi, P
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2004, 30 (03) : 160 - 171
  • [10] Code-Level Timing Analysis of Embedded Software
    Falk, Heiko
    Hammond, Kevin
    Larsen, Kim G.
    Lisper, Bjorn
    Petters, Stefan M.
    EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, 2012, : 163 - 164