Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems

被引:7
|
作者
Mochocki, B [1 ]
Hu, XBS [1 ]
Racu, R [1 ]
Ernst, R [1 ]
机构
[1] Univ Notre Dame, Dept CSE, Notre Dame, IN 46556 USA
关键词
D O I
10.1109/ICCAD.2005.1560109
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Jitter is a critical problem for the design of both distributed embedded systems and real-time control systems. This work considers meeting the completion Jitter constraints of a set of independent, periodic, hard real-time tasks scheduled according to a preemptive fixed-priority scheme. Control over completion jitter is achieved by judiciously applying Dynamic Voltage Scaling (DVS). Through simulation, the proposed method is shown to be an effective tool to meet jitter constraints on a variety of systems.
引用
收藏
页码:446 / 449
页数:4
相关论文
共 50 条
  • [1] Scheduling Real-Time Components Using Jitter-Constrained Streams
    Hamann, Claude-Joachim
    Zschaler, Steffen
    [J]. JOURNAL OF OBJECT TECHNOLOGY, 2007, 6 (11): : 69 - 85
  • [2] Leakage aware dynamic voltage scaling for real-time embedded systems
    Jejurikar, R
    Pereira, C
    Gupta, R
    [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 275 - 280
  • [3] Adaptive checkpointing with dynamic voltage scaling in embedded real-time systems
    Zhang, Y
    Chakrabarty, K
    [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 449 - 463
  • [4] Reliability-Aware Dynamic Voltage Scaling for Energy-Constrained Real-Time Embedded Systems
    Zhao, Baoxian
    Aydin, Hakan
    Zhu, Dakai
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 633 - +
  • [5] Real time dynamic voltage scaling for embedded systems
    Rao, V
    Singhal, G
    Kumar, A
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 650 - 653
  • [6] Dynamic voltage scaling for systemwide energy minimization in real-time embedded systems
    Jejurikar, R
    Gupta, R
    [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 78 - 81
  • [7] Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems
    Luo, Jiong
    Jha, Niraj K.
    Peh, Li-Shiuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 427 - 437
  • [8] Simultaneous, dynamic voltage scaling of processors and communication links in real-time distributed embedded systems
    Luo, J
    Peh, LS
    Jha, N
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1150 - 1151
  • [9] Dynamic voltage scaling of flash memory storage systems for low-power real-time embedded systems
    Du, YH
    Cai, M
    Dong, JX
    [J]. ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2005, : 152 - 157
  • [10] Schedulability analysis and design of real-time embedded systems with partitions
    Doose, D
    Mammeri, Z
    [J]. DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS, 2004, 150 : 167 - 176