MyUT: Design and Implementation of Efficient User-Level Thread Management for Improving Cache Utilization

被引:0
|
作者
Kim, Inhyuk [1 ]
Shin, Eunhwan [1 ]
Kim, Junghan [1 ]
Eom, Young Ik [1 ]
机构
[1] Sungkyunkwan Univ, Sch Informat & Commun Eng, Suwon 440746, Gyeonggi Do, South Korea
关键词
User-level thread; Unvirtualized thread; Exception-less system call; Cache utilization;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The appearance of the multicore processors and the advancement of multithread programming have lead the new paradigm of the system optimization. Especially, the cache performance has been known as the one of the most important factor of the system optimization. The user-level thread management, the unvirtualized thread and the exception-less system call are introduced to improve the cache utilization of the multithread programming and parallel programming. However, these schemes have some limitations on applications domain. So, we propose the general purpose user-level thread management scheme to reduce the context-switch, CPU-migration and synchronous system call which pollute the amount of caches. We show evaluation of our system on the three workloads. We show the performance improvements of about 10-20% in respect of the CPU, memory and IO intensive workloads and analyze the effects of the three policies and techniques through the experiments.
引用
收藏
页码:147 / 156
页数:10
相关论文
共 50 条
  • [1] Design and implementation of a flexible scheduling mechanism on user-level thread library PPL
    Saisho, K
    Kitaguchi, S
    Matsuura, S
    Fukuda, A
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 1231 - 1237
  • [2] Design and implementation of a user-level prioritization service
    Ghias, S
    Zeadally, S
    [J]. EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATION, VOLS I AND II, PROCEEDINGS, 2003, : 30 - 35
  • [3] Efficient user-level thread migration and checkpointing on windows NT clusters
    Abdel-Shafi, H
    Speight, E
    Bennete, JK
    [J]. PROCEEDINGS OF THE 3RD USENIX WINDOWS NT SYMPOSIUM, 1999, : 1 - 10
  • [4] Implementation of page management in Mome, a user-level DSM
    Jégou, Y
    [J]. CCGRID 2003: 3RD IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, PROCEEDINGS, 2003, : 479 - 486
  • [5] Correlation prefetching with a user-level memory thread
    Solihin, Y
    Lee, J
    Torrellas, J
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (06) : 563 - 580
  • [6] Design and Implementation of User-level Remote Memory Extension Library
    Ahn, Shinyoung
    Cha, Gyuil
    Kim, Youngho
    Lim, Eunji
    [J]. 2015 17TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2015, : 739 - 744
  • [7] Using a user-level memory thread for correlation prefetching
    Solihin, Y
    Lee, J
    Torrellas, J
    [J]. 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 171 - 182
  • [8] FPGA Implementation of a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability
    Kalokerinos, George
    Papaefstathiou, Vassilis
    Nikiforos, George
    Kavadias, Stamatis
    Katevenis, Manolis
    Pnevmatikatos, Dionisios
    Yang, Xiaojun
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 149 - 156
  • [9] Efficient User-Level Multi-Path Utilization in RDMA Networks
    Lee, Sugi
    Kim, Yusung
    Woo, Honguk
    Yeom, Ikjun
    [J]. IEEE ACCESS, 2021, 9 : 127619 - 127629
  • [10] Design and implementation of user-level dynamic binary instrumentation on ARM architecture
    Dongwoo Kim
    Sangwho Kim
    Jaecheol Ryou
    [J]. The Journal of Supercomputing, 2018, 74 : 3583 - 3595