True random bit generation with time-delay sampled-data feedback system

被引:14
|
作者
Yeniceri, R. [1 ]
Yalcin, M. E. [1 ]
机构
[1] Istanbul Tech Univ, Elect & Commun Engn Dept, TR-34469 Istanbul, Turkey
关键词
RANDOM NUMBER GENERATORS; CHAOS;
D O I
10.1049/el.2012.3448
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line as the feedback. A D-type flip-flop chain is used on the delayed feedback line due to the feedback signal which is a binary signal. The impressive features of the circuit are the ease of its implementation and the successful statistical analysis results that show its output is random. Furthermore, the reported system is the first true random bit generator using a time-delay sampled-data feedback system.
引用
收藏
页码:543 / 545
页数:2
相关论文
共 50 条
  • [1] STABILITY ANALYSIS OF LINEAR SAMPLED-DATA TIME-DELAY FEEDBACK SYSTEMS
    KINGSMITH, EA
    [J]. INTERNATIONAL JOURNAL OF CONTROL, 1971, 14 (01) : 1 - +
  • [2] Stabilization of Linear Sampled-Data Systems by a Time-Delay Feedback Control
    Garcia, F. Ricardo
    Aguirre, Baltazar
    Suarez, Rodolfo
    [J]. MATHEMATICAL PROBLEMS IN ENGINEERING, 2008, 2008
  • [3] A Chaotic Time-Delay Sampled-Data System and Its Implementation
    Yalcin, Mustak E.
    Yeniceri, Ramazan
    Ozoguz, Serdar
    [J]. INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2014, 24 (03):
  • [4] Introduction to Time-Delay and Sampled-Data Systems
    Fridman, Emilia
    [J]. 2014 EUROPEAN CONTROL CONFERENCE (ECC), 2014, : 1428 - 1433
  • [5] Sampled-data control for time-delay systems
    Hu, LS
    Cao, YY
    Cheng, CW
    Shao, HH
    [J]. JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2002, 339 (02): : 231 - 238
  • [6] Robust control of sampled-data system subject to input time-delay
    Wang, Shigang
    Bi, Yongli
    Bi, Jun
    Wang, Xueliang
    Qi, Wenjuan
    Cong, Shen
    Sheng, Zunbing
    [J]. PROCEEDINGS OF THE 35TH CHINESE CONTROL CONFERENCE 2016, 2016, : 2957 - 2960
  • [7] Full Digital Implementation of A Chaotic Time-delay Sampled-data System
    Yeniceri, R.
    Vardar, A.
    Yalcin, M. E.
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2291 - 2294
  • [8] Robust Output Feedback Control via Pole Constraints for Sampled-Data System with Long Time-Delay
    Wang, Shi-Gang
    Bi, Yong-Li
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (12) : 2926 - 2930
  • [9] SAMPLED-DATA STABILIZATION OF LINEAR TIME-DELAY SYSTEMS
    THOWSEN, A
    [J]. AUTOMATICA, 1982, 18 (04) : 485 - 486
  • [10] Sampled-data control of a class of time-delay nonlinear systems via memoryless feedback
    Liu, Xueliang
    Lin, Wei
    Zhao, Congran
    Hu, Yaohua
    [J]. SYSTEMS & CONTROL LETTERS, 2021, 157