AUTOMATED HARDENING OF DEEP NEURAL NETWORK ARCHITECTURES

被引:0
|
作者
Beyer, Michael [1 ,2 ]
Schorn, Christoph [2 ]
Fabarisov, Tagir [3 ]
Morozov, Andrey [3 ]
Janschek, Klaus [1 ]
机构
[1] Tech Univ Dresden, Inst Automat, Dresden, Germany
[2] Robert Bosch GmbH, Bosch Corp Res, Renningen, Germany
[3] Univ Stuttgart, Inst Ind Automat & Software Engn, Stuttgart, Germany
关键词
Neural Architecture Search; Error Resilience; Random Hardware Faults; Neural Network Hardware;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Designing optimal neural network (NN) architectures is a difficult and time-consuming task, especially when error resiliency and hardware efficiency are considered simultaneously. In our paper, we extend neural architecture search (NAS) to also optimize a NN's error resilience and hardware related metrics in addition to classification accuarcy. To this end, we consider the error sensitivity of a NN on the architecture-level during NAS and additionally incorporate checksums into the network as an external error detection mechanism. With an additional computational overhead as low as 17% for the discovered architectures, checksums are an efficient method to effectively enhance the error resilience of NNs. Furthermore, the results show that cell-based NN architectures are able to maintain their error resilience characteristics when transferred to other tasks.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Exploring Deep Neural Network Architectures for Automated Electron Micrograph Segmentation
    Guay, Matthew D.
    Emam, Zeyad A.
    Anderson, Adam B.
    Leapman, Richard D.
    [J]. BIOPHYSICAL JOURNAL, 2018, 114 (03) : 343A - 343A
  • [2] Neural network with deep learning architectures
    Patel, Hima
    Thakkar, Amit
    Pandya, Mrudang
    Makwana, Kamlesh
    [J]. JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2018, 39 (01): : 31 - 38
  • [3] Design of deep convolutional neural network architectures for automated feature extraction in industrial inspection
    Weimer, Daniel
    Scholz-Reiter, Bernd
    Shpitalni, Moshe
    [J]. CIRP ANNALS-MANUFACTURING TECHNOLOGY, 2016, 65 (01) : 417 - 420
  • [4] Deep Neural Network Architectures for Modulation Classification
    Liu, Xiaoyu
    Yang, Diyu
    El Gamal, Aly
    [J]. 2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 915 - 919
  • [5] A survey of deep neural network architectures and their applications
    Liu, Weibo
    Wang, Zidong
    Liu, Xiaohui
    Zeng, Nianyin
    Liu, Yurong
    Alsaadi, Fuad E.
    [J]. NEUROCOMPUTING, 2017, 234 : 11 - 26
  • [6] Asynchronous evolution of deep neural network architectures
    Liang, Jason
    Shahrzad, Hormoz
    Miikkulainen, Risto
    [J]. APPLIED SOFT COMPUTING, 2024, 152
  • [7] Optimizing Deep Neural Network Architectures: an overview
    Bouzar-Benlabiod, Lydia
    Rubin, Stuart H.
    Benaida, Amel
    [J]. 2021 IEEE 22ND INTERNATIONAL CONFERENCE ON INFORMATION REUSE AND INTEGRATION FOR DATA SCIENCE (IRI 2021), 2021, : 25 - 32
  • [8] Deep Neural Network Architectures for an Embedded MPC Implementation: Application to an Automated Insulin Delivery System
    Castillo, A.
    Villa-Tamayo, M. F.
    Pryor, E.
    Garcia-Tirado, J.
    Colmegna, P.
    Breton, M.
    [J]. IFAC PAPERSONLINE, 2023, 56 (02): : 11521 - 11526
  • [9] Automated Sleep Stage Classification in Home Environments: An Evaluation of Seven Deep Neural Network Architectures
    Yeckle, Jaime
    Manian, Vidya
    [J]. SENSORS, 2023, 23 (21)
  • [10] Automated Search for Configurations of Convolutional Neural Network Architectures
    Ghamizi, Salah
    Cordy, Maxime
    Papadakis, Mike
    Le Traon, Yves
    [J]. SPLC'19: PROCEEDINGS OF THE 23RD INTERNATIONAL SYSTEMS AND SOFTWARE PRODUCT LINE CONFERENCE, VOL A, 2020, : 119 - 130