Optimized power control using adaptive bus encoding technique in data transmission

被引:0
|
作者
Chintaiah, N. [1 ]
Reddy, G. Umamaheswara [1 ]
机构
[1] SV Univ, Dept ECE, Tirupati, Andhra Pradesh, India
关键词
Transition; Probability; Encoding; Buses; Window; Low power;
D O I
10.1016/j.compeleceng.2019.08.007
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data bits are switched around by using bus wires when data transmission is conducted on an on-chip bus. The data is transmitted through the capsule network, but due to the long routing path, the power is wasted and the data transmission causes a delay. The data bits are transmitted in the capsule network, using wires by switching technique. This switching causes discharging and charging of the capacitance that is associated with the wires. Thus, the delay is increased and then dynamic power dissipation takes place. Sending or receiving data is required to modify data values which are transmitted on the buses for decreasing the switching movement in that way the amount of power consumed by the bus falls and the delay of the on-chip bus. Bus encoding is most commonly used for reducing this bus transition activity. In this study, a probability adaptive bus encoding technique is applied based on a proposed fixed window. The entire window was applied to the transition probability. The average transitional probability condition is used to form a cluster with highly correlated switching patterns. The clustered information is transformed into a grey code. Temporal redundancy in time is utilized in the proposed method for prevent the information loss that occurs during data retrieval. There is an additional power cost because of the circuitry of the encoder and decoder. The cluster efficiency for the proposed encoding technique has been improved by up to 75%. The dynamic power saving is now up to 5%. (C) 2019 Elsevier Ltd. All rights reserved.
引用
收藏
页码:463 / 471
页数:9
相关论文
共 50 条
  • [1] Adaptive bus encoding schemes for power dissipation-efficient data transmission to buses of digital systems
    Kretzschmar, C.
    Siegmund, R.
    Müller, D.
    Advances in Radio Science, 2003, 1 : 229 - 234
  • [2] Optimized Routing Technique for Adaptive Data Transmission in Industrial IoT
    Shreyas, J.
    Kavitha, B.
    Udayaprasad, P. K.
    Kumar, Dilip S. M.
    2019 FIFTEENTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICINPRO): INTERNET OF THINGS, 2019, : 117 - 122
  • [3] Low-power bus encoding using an adaptive hybrid algorithm
    Brahmbhatt, Avnish R.
    Zhang, Jingyi
    Wu, Qing
    Qiu, Qinru
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 987 - +
  • [4] Adaptive bus encoding schemes for power-efficient data transfer in DSM environments
    Kretzschmar, C
    Scheithauer, M
    Mueller, D
    DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS, 2004, 150 : 145 - 156
  • [5] A novel bus encoding technique for low power VLSI
    Natesan, J
    Radhakrishnan, D
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 54 - 59
  • [6] Power and Crosstalk Reduction Using Bus Encoding Technique for RLC Modeled VLSI Interconnect
    Babu, G. Nagendra
    Agarwal, Deepika
    Kaushik, B. K.
    Manhas, S. K.
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 424 - 434
  • [7] Transmission Power Control in Wireless Sensor Networks Using Fuzzy Adaptive Data Rate
    Hung, Chung-Wen
    Zhuang, Yi-Da
    Lee, Ching-Hung
    Wang, Chun-Chieh
    Yang, Hsi-Hsun
    SENSORS, 2022, 22 (24)
  • [8] Bus stuttering TB An encoding technique to reduce inductive noise in off-chip data transmission
    LaMeres, Brock J.
    Khatri, Suml P.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 520 - +
  • [9] A genetic bus encoding technique for power optimization of embedded systems
    Ascia, G
    Catania, V
    Palesi, M
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 21 - 30
  • [10] A bus encoding technique for power and cross-talk minimization
    Subrahmanya, P
    Manimegalai, R
    Kamakoti, V
    Mutyam, M
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 443 - 448