Low-k Interconnect Stack with Metal-Insulator-Metal Capacitors for 22nm High Volume Manufacturing

被引:0
|
作者
Ingerly, D. [1 ]
Agrawal, A. [1 ]
Ascazubi, R. [1 ]
Blattner, A. [1 ]
Buehler, M. [1 ]
Chikarmane, V. [1 ]
Choudhury, B. [1 ]
Cinnor, F. [1 ]
Ege, C. [1 ]
Ganpule, C. [1 ]
Glassman, T. [1 ]
Grover, R. [1 ]
Hentges, P. [1 ]
Hicks, J. [2 ]
Jones, D. [1 ]
Kandas, A. [1 ]
Khan, H. [1 ]
Lazo, N. [1 ]
Lee, K. S. [1 ]
Liu, H. [1 ]
Madhavan, A. [1 ]
McFadden, R. [1 ]
Mule', T. [1 ]
Parsons, D. [1 ]
Parthangal, P. [1 ]
Rangaraj, S. [2 ]
Rao, D. [1 ]
Roesler, J. [1 ]
Schmitz, A. [2 ]
Sharma, M. [1 ]
Shin, J. [1 ]
Shusterman, Y. [1 ]
Speer, N. [1 ]
Tiwari, P. [3 ]
Wang, G. [3 ]
Yashar, P. [1 ]
Mistry, K. [1 ]
机构
[1] Intel Corp, Logic Technol Dev, 5200 NE Elam Young Pkwy, Hillsboro, OR 97229 USA
[2] Intel Corp, Corp Qual Network, Hillsboro, OR 97229 USA
[3] Intel Corp, Assembly Test & Technol Dev, Hillsboro, OR 97229 USA
来源
2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC) | 2012年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We describe interconnect features for Intel's 22nm high-performance logic technology, with metal-insulator-metal capacitors and nine layers of interconnects. Metal-1 through Metal-6 feature a new ultra-low-k carbon doped oxide (CDO) and a low-k etch stop. Metal-7 and Metal-8 use a low-k CDO. New materials and process optimization provide 13-18% capacitance improvement. Single-exposure patterning for 80nm pitch layers makes the process cost-effective.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Low-k Interconnect Stack with multi-layer Air Gap and Tri-Metal-Insulator-Metal Capacitors for 14nm High Volume Manufacturing
    Fischer, K.
    Agostinelli, M.
    Allen, C.
    Bahr, D.
    Bost, M.
    Charvat, P.
    Chikarmane, V.
    Fu, Q.
    Ganpule, C.
    Haran, M.
    Heckscher, M.
    Hiramatsu, H.
    Hwang, E.
    Jain, P.
    Jin, I.
    Kasim, R.
    Kosaraju, S.
    Lee, K. S.
    Liu, H.
    McFadden, R.
    Nigam, S.
    Patel, R.
    Pelto, C.
    Plekhanov, P.
    Prince, M.
    Puls, C.
    Rajamani, S.
    Rao, D.
    Reese, P.
    Rosenbaum, A.
    Sivakumar, S.
    Song, B.
    Uncuer, M.
    Williams, S.
    Yang, M.
    Yashar, P.
    Natarajan, S.
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 5 - 7
  • [2] Low-k interconnect stack with thick metal 9 redistribution layer and Cu die bump for 45nm high volume manufacturing
    Ingerly, D.
    Agraharam, S.
    Becher, D.
    Chikarmane, V.
    Fischer, K.
    Grover, R.
    Goodner, M.
    Haight, S.
    He, J.
    Ibrahim, T.
    Joshi, S.
    Kothari, H.
    Lee, K.
    Lin, Y.
    Litteken, C.
    Liu, H.
    Mays, E.
    Moon, P.
    Mule, T.
    Nolen, S.
    Patel, N.
    Pradhan, S.
    Robinson, J.
    Ramanarayanan, P.
    Sattiraju, S.
    Schroeder, T.
    Williams, S.
    Yashar, P.
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 216 - +
  • [3] Low-k Spacers for 22nm FDSOI Technology
    Koehler, Fabian
    Antonioli, Bianca
    Triyoso, Dina H.
    Tao, Han
    Hempel, Klaus
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 14 NO 12, 2017, 14 (12):
  • [4] Microscopic model for the nonlinear behavior of high-k metal-insulator-metal capacitors
    Wenger, Ch.
    Lupina, G.
    Lukosius, M.
    Seifarth, O.
    Muessig, H-J
    Pasko, S.
    Lohe, Ch.
    JOURNAL OF APPLIED PHYSICS, 2008, 103 (10)
  • [5] Low-k Interconnect Stack with a Novel Self-Aligned Via Patterning Process for 32nm High Volume Manufacturing
    Brain, R.
    Agrawal, S.
    Becher, D.
    Bigwood, R.
    Buehler, M.
    Chikarmane, V.
    Childs, M.
    Choi, J.
    Daviess, S.
    Ganpule, C.
    He, J.
    Hentges, P.
    Jin, I.
    Klopcic, S.
    Malyavantham, G.
    McFadden, B.
    Neulinger, J.
    Neirynck, J.
    Neirynck, Y.
    Pelto, C.
    Plekhanov, P.
    Shusterman, Y.
    Van, T.
    Weiss, M.
    Williams, S.
    Xia, F.
    Yashar, P.
    Yeoh, A.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 249 - +
  • [6] Additive Manufacturing of RF Metal-Insulator-Metal (MIM) Capacitors on Flexible Substrate
    Numan-Al-Mobin, Abu Md
    Petersen, Jacob
    Liu, Mingrui
    Cross, William M.
    Kellar, Jon J.
    Crawford, Grant A.
    Jordan, Jennifer
    Ponchak, George E.
    2019 IEEE AEROSPACE CONFERENCE, 2019,
  • [7] Scalable high-k metal-insulator-metal capacitors with low leakage, high breakdown fields and improved voltage linearity
    Monaghan, S.
    Povey, I. M.
    ELECTRONICS LETTERS, 2012, 48 (04) : 230 - 231
  • [8] Modeling of nonlinearities in the capacitance-voltage characteristics of high-k metal-insulator-metal capacitors
    Gonon, P.
    Vallee, C.
    APPLIED PHYSICS LETTERS, 2007, 90 (14)
  • [9] Low-Frequency Noise Characterization of BEOL Metal-Insulator-Metal Capacitors
    Giusi, G.
    Saini, Nishant
    Croes, K.
    Ciofi, I.
    Scandurra, G.
    Ciofi, C.
    Tierno, D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2025, 72 (04) : 1933 - 1938
  • [10] Optimized electrode and interface for enhanced reliability of high-k based metal-insulator-metal capacitors
    Koch, Johannes
    Seidel, Konrad
    Weinreich, Wenke
    Riedel, Stefan
    Chiang, Jung-Chin
    Beyer, Volkhard
    MICROELECTRONIC ENGINEERING, 2013, 109 : 148 - 151