A 5 MHz integrated digital DC-DC converter with a delay-line ADC and a Σ-Δ DPWM

被引:2
|
作者
Wang, Hongyi [1 ]
Hu, Xi [1 ]
Wang, Shizhen [1 ]
Zhao, Gangdong [1 ]
Luo, Dongzhe [1 ]
机构
[1] Xi An Jiao Tong Univ, Dept Elect & Informat Engn, Xian 710049, Peoples R China
来源
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 06期
关键词
DC-DC converter; digital PID control; delay-line ADC; Sigma-Delta modulator; DLL; CONTROLLER; PWM;
D O I
10.1587/elex.10.20130124
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An integrated digital buck DC-DC converter based on a 0.5 mu m standard CMOS process is presented in this paper. Its switching frequency is 5 MHZ and no extra high frequency clock is needed. The delay-line ADC with a self-calibration loop utilized in the converter has low sensitivity to the process, voltage, temperature and loading (PVTL). The DPWM in the proposed DC-DC converter employs a first-order Sigma-Delta modulator to achieve an equivalent resolution of 10-bit. The simulation results show that the proposed DC-DC converter can operate at the supply voltage range of 2.7 to 3.6 V with a transient response time of 30 mu s. The peak efficiency reaches 94%.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A Nove14-bit Sub-ranging Delay-line Based ADC for DC-DC Converter
    Gong, Lixing
    Gai, Weixin
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [2] Improved delay-line based digital PWM for DC-DC converters
    Wang, W. W.
    Shen, Z. H.
    Tan, X.
    Yan, N.
    Min, H.
    ELECTRONICS LETTERS, 2011, 47 (09) : 562 - 564
  • [3] Architectures of Delay Line ADC and Delay Cells for Digital DC-DC Converters
    Wang, Chuang
    Li, Zunchao
    Wang, Yuanfa
    Miao, Zhicong
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ELECTRIC AND ELECTRONICS, 2013, : 1 - 4
  • [4] A design of a low-delay DPWM control circuit for DC-DC converter
    Ishizuka, Yoichi
    Asako, Yosuke
    Ueno, Masao
    Matsuo, Hiroftimi
    INTELEC 07 - 29TH INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, VOLS 1 AND 2, 2007, : 342 - +
  • [5] A Code-Search-Based Accuracy Calibration Technique for Delay Line Based ADC in Digital DC-DC Converter
    Zhao, Peng
    Huang, Yibin
    Zhang, Panpan
    Ji, Chongjun
    IEICE ELECTRONICS EXPRESS, 2025, 22 (03):
  • [6] Integrated Controller for a 100 MHz DC-DC Switching Converter
    Lu, Yang
    Suresh, Sindhu
    Czarkowski, Dariusz
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1864 - 1867
  • [7] Fine Resolution DPWM Circuit for High Frequency Digital Control DC-DC Converter
    Furukawa, Yudai
    Nakamura, Hirokazu
    Eto, Haruhi
    Kurokawa, Fujio
    2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, : 491 - 496
  • [8] Influence of the ADC Zero Bin on the Performance of an Integrated DC-DC Converter
    Vesti, S.
    Agostinelli, M.
    Koltsov, H.
    Marsili, S.
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 339 - 342
  • [9] Digital Control DC-DC Converter with Novel DPWM Signal Generator for Renewable Energy System
    Furukawa, Yudai
    Nakamura, Hirokazu
    Eto, Haruhi
    Suetsugu, Tadashi
    Kurokawa, Fujio
    2018 7TH INTERNATIONAL CONFERENCE ON RENEWABLE ENERGY RESEARCH AND APPLICATIONS (ICRERA), 2018, : 1384 - 1388
  • [10] A Reference Voltage Programmable 6-Bit Differential Delay-Line ADC for Digitally Controlled DC-DC Switching Converters
    Wei, Tingcun
    Liu, Wei
    Yang, Lifeng
    2015 SIXTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2015, : 203 - 208