Implementation of fast independent component analysis on field-programmable gate array for resolving the slot collision issue in the space-based automatic identification system

被引:4
|
作者
Krishna, Adithya [1 ]
Nimbal, Akshay [1 ]
Makam, Adarsh A. [1 ]
Sambasiva Rao, V [1 ]
机构
[1] PES Univ, Dept Elect & Commun Engn, Bangalore 560085, Karnataka, India
关键词
blind source separation (BSS); field programmable gate array (FPGA); Gaussian minimum shift keying (GMSK); space-based automatic identification system (S-AIS);
D O I
10.1002/sat.1362
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The space-based automatic identification system (S-AIS) is a maritime safety and vessel monitoring system used to broadcast the ship position and other telemetry every few seconds in short bursts. A satellite-based AIS receiver is of interest to defense community as it provides global or wide-area coverage. However, when the satellite passes regions with elevated traffic density, a major challenge is to overcome the message or signal interference at the satellite receiver. This paper mainly focuses on developing a novel AIS satellite receiver that uses fast independent component analysis (FastICA) blind source separation technique to resolve the overlapped signals at the satellite. We propose an architecture to realize FastICA algorithm on hardware. In addition to this, we present Gaussian minimum shift keying modulator and demodulator design schemes used by the S-AIS transponders. The proposed framework is realized on Virtex5-xc5vlx110t field-programmable gate array. The results obtained validate the effectiveness of the FastICA architecture realized by recovering the original ship data from the overlapped signals.
引用
收藏
页码:480 / 498
页数:19
相关论文
共 7 条
  • [1] Reliability Analysis of Field-Programmable Gate-Array-Based Space Computer Architectures
    Hogan, Justin A.
    Weber, Raymond J.
    LaMeres, Brock J.
    JOURNAL OF AEROSPACE INFORMATION SYSTEMS, 2017, 14 (04): : 247 - 258
  • [2] Implementation of field-programmable Gate array-based clock synchronization in the fiber channel communication system
    Xu, Huiya
    Wang, Guangji
    Guo, Lianping
    Zhao, Yijiu
    Jiang, Dongyu
    Lian, Ke
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2024, 95 (03):
  • [3] Hardware implementation and performance analysis of MPTD-CSMA protocol based on field-programmable gate array in VANET
    Ding, Hongwei
    Lu, Xu
    Li, Bo
    Wang, Liqing
    Bao, Liyong
    Yang, Zhijun
    Liu, Qianlin
    IET COMMUNICATIONS, 2020, 14 (16) : 2769 - 2779
  • [4] Development and implementation of a system to measure the response of quartz crystal resonator based gas sensors using a field-programmable gate array
    Munoz-Mata, J. L.
    Munoz-Aguirre, S.
    Gonzalez-Santos, H.
    Beltran-Perez, G.
    Castillo-Mixcoatl, J.
    MEASUREMENT SCIENCE AND TECHNOLOGY, 2012, 23 (05)
  • [5] Design and Implementation of Field-Programmable Gate Array Based Fast Fourier Transform Co-Processor Using Verilog Hardware Description Language
    Lee Y.-C.
    Chan Y.-K.
    Koo V.-C.
    Progress In Electromagnetics Research B, 2021, 92 : 47 - 70
  • [6] Dynamic Analysis and Field-Programmable Gate Array Implementation of a 5D Fractional-Order Memristive Hyperchaotic System with Multiple Coexisting Attractors
    Yu, Fei
    Zhang, Wuxiong
    Xiao, Xiaoli
    Yao, Wei
    Cai, Shuo
    Zhang, Jin
    Wang, Chunhua
    Li, Yi
    FRACTAL AND FRACTIONAL, 2024, 8 (05)
  • [7] Field Programmable Gate Array and System-on-Chip Based Implementation of Discrete Fast Walsh-Hadamard Transform Domain Image Watermarking Architecture for Real-Time Applications
    Ghosh, Sudip
    Biswas, Arijit
    Maity, Santi Prasad
    Rahaman, Hafizur
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 375 - 386