Statistical Analysis Model of Nano-CMOS Variability with Intra-die Correlation Due to Proximity

被引:2
|
作者
Xie, Zheng [1 ]
Edwards, Doug [2 ]
机构
[1] Manchester Metropolitan Univ, Sch Comp Math & Digital Technol, Manchester M1 5GD, Lancs, England
[2] Univ Manchester, Sch Comp Sci, Manchester M13 9PL, Lancs, England
关键词
Nano-scale integrated circuit; nano-CMOS variability; Monte Carlo (MC) statistical techniques; Quasi-Monte Carlo (QMC); intra-die correlation; proximity; statistical performance distribution; yield failure prediction;
D O I
10.1109/EUROSIM.2013.109
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The intrinsic variability of nano-scale integrated (IC) technology must be taken into account when analyzing circuit designs to predict likely yield. Monte Carlo (MC) and quasi-MC (QMC) based statistical techniques aim to do this by analysing many randomized copies of the circuit. The randomization must model many forms of variability that are to be expected in nano-CMOS technology which include 'atomistic' effects without intra-die correlation and also effects with intra-die correlation due to the proximity of neighbouring devices. The means of randomizing parameters with intra-die correlation as predicted by an 'exponential' model of proximity effects, is demonstrated. Examples are presented to show that the effects of intra-die correlation on statistical performance distribution and failure yield prediction can be significant, and that ignoring this correlation can give pessimistic estimates of yield.
引用
收藏
页码:628 / 632
页数:5
相关论文
共 20 条
  • [1] Computation Reduction for Statistical Analysis of the Effect of nano-CMOS Variability on Asynchronous Circuits
    Xie, Zheng
    Edwards, Doug
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 161 - 166
  • [2] Impact analysis of statistical variability on the accuracy of a propagation delay time compact model in nano-CMOS technology
    Jooypa, Hamed
    Dideban, Daryoosh
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (01) : 192 - 204
  • [3] Impact analysis of statistical variability on the accuracy of a propagation delay time compact model in nano-CMOS technology
    Hamed Jooypa
    Daryoosh Dideban
    Journal of Computational Electronics, 2018, 17 : 192 - 204
  • [4] Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits
    Xie, Zheng
    Edwards, Doug
    VLSI DESIGN, 2013,
  • [5] A unified statistical model for inter-die and intra-die process variation
    Doh, JS
    Kim, DW
    Lee, SH
    Lee, JB
    Park, YK
    Yoo, MH
    Kong, JT
    SISPAD: 2005 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2005, : 131 - 134
  • [6] On statistical timing analysis with inter- and intra-die variations
    Mangassarian, H
    Anis, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 132 - 137
  • [7] Exploiting correlation kernels for efficient handling of intra-die spatial correlation, with application to statistical timing
    Singhee, Amith
    Singhal, Sonia
    Rutenbar, Rob A.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 735 - 740
  • [8] Statistical timing analysis for intra-die process variations with spatial correlations
    Agarwal, A
    Blaauw, D
    Zolotov, V
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 900 - 907
  • [9] Statistical clock skew analysis considering intra-die process variations
    Agarwal, A
    Blaauw, D
    Zolotov, V
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 914 - 921
  • [10] Statistical Analysis of Metal Gate Workfunction Variability, Process Variation, and Random Dopant Fluctuation in Nano-CMOS Circuits
    Hwang, Chih-Hong
    Li, Tien-Yeh
    Han, Ming-Hung
    Lee, Kuo-Fu
    Cheng, Hui-Wen
    Li, Yiming
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 99 - 102