Software/hardware partition in multiple processors embedded system

被引:0
|
作者
Li, N [1 ]
Fang, YJ [1 ]
机构
[1] Nanjing Normal Univ, Dept Elect & Automat Engn, Nanjing 210042, Peoples R China
关键词
hardware/software partitioning; co-design; ant colony search algorithm (ACSA); embedded system; petri net;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Hardware/Software partitioning is the bottleneck of embedded system design, which is directly related to performance and cost. A lot of works have been done such as the simulated annealing algorithm, greedy algorithm and evaluation algorithm. This paper, apply ant colony search algorithm (ACSA) to hardware/software partitioning. It constructed the partitioning model using petri net and searched the optimization resolve with the constraints of hardware area and software running time. The petri net provides modeling capability for multiple processors and inter-processor communication primitives. The algorithm, which adopts a heuristic approach to system partitioning (it considers moving nodes at the basic block level), is based on selecting blocks based on their potential speedup and extra hardware requirements, using hardware and software execution time estimators. Different partitioning algorithms are given which illustrate the benefits of the approach presented in this paper.
引用
收藏
页码:165 / 170
页数:6
相关论文
共 50 条
  • [1] Reusable design method for multiple processors embedded system's software
    Fang, YJ
    Li, N
    [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 7, 2005, : 571 - 577
  • [2] Reli: Hardware/Software Checkpoint and Recovery Scheme for Embedded Processors
    Li, Tuo
    Ragel, Roshan
    Parameswaran, Sri
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 875 - 880
  • [3] Using FPGAs with embedded processors for complete hardware and software systems
    Weber, J. M.
    Chin, M. J.
    [J]. BEAM INSTRUMENTATION WORKSHOP 2006, 2006, 868 : 187 - +
  • [4] Hardware-software approaches to in-circuit emulation for embedded processors
    Kao, Chung-Fu
    Chen, Hsin-Ming
    Huang, Ing-Jer
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (05): : 462 - 477
  • [5] A Hybrid Hardware-Software Technique to Improve Reliability in Embedded Processors
    Ragel, Roshan G.
    Parameswaran, Sri
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2011, 10 (03)
  • [6] Hardware/software partitioning of embedded systems with multiple hardware processes
    Hendry, DC
    Sananikone, DS
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (05): : 285 - 294
  • [7] Enhancement of hardware-software partition for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Sin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    Hsiao, Rong-Shue
    [J]. 2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2007, : 19 - +
  • [8] A theory for co-scheduling hardware and software pipelines in ASIPs and embedded processors
    Govindarajan, R
    Altman, ER
    Gao, GR
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (03) : 243 - 275
  • [9] A theory for software-hardware co-scheduling for ASIPs and embedded processors
    Govindarajan, R
    Altman, ER
    Gao, GR
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 329 - 338
  • [10] A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors
    R. Govindarajan
    Erik R. Altman
    Guang R. Gao
    [J]. Design Automation for Embedded Systems, 2002, 6 : 243 - 275