共 50 条
- [1] Reusable design method for multiple processors embedded system's software [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 7, 2005, : 571 - 577
- [2] Reli: Hardware/Software Checkpoint and Recovery Scheme for Embedded Processors [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 875 - 880
- [3] Using FPGAs with embedded processors for complete hardware and software systems [J]. BEAM INSTRUMENTATION WORKSHOP 2006, 2006, 868 : 187 - +
- [4] Hardware-software approaches to in-circuit emulation for embedded processors [J]. IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (05): : 462 - 477
- [6] Hardware/software partitioning of embedded systems with multiple hardware processes [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (05): : 285 - 294
- [7] Enhancement of hardware-software partition for embedded multiprocessor FPGA systems [J]. 2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2007, : 19 - +
- [9] A theory for software-hardware co-scheduling for ASIPs and embedded processors [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 329 - 338
- [10] A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors [J]. Design Automation for Embedded Systems, 2002, 6 : 243 - 275