共 50 条
- [2] Dual carrier based PWM strategy for common-mode voltage reduction of three-phase voltage source inverters [J]. IEICE ELECTRONICS EXPRESS, 2019, 16 (01):
- [3] Circuit configurations and performance of the active common-noise canceler for reduction of common-mode voltage generated by voltage-source PWM inverters [J]. IAS 2000 - CONFERENCE RECORD OF THE 2000 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-5, 2000, : 1482 - 1488
- [5] A new PWM strategy to reduce the common-mode voltage [J]. TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 989 - +
- [6] A Reduced Switching Loss PWM Strategy to Eliminate Common Mode Voltage In Multilevel Inverters [J]. 2014 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2014, : 219 - 226
- [8] A Hybrid Common-Mode Voltage Canceleration Using an Passive Filter and an Active Feedback Circuit for PWM Inverters [J]. 2019 IEEE 4TH INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2019,
- [9] Reduced Common-Mode Voltage in Z-Source Inverters [J]. 2017 8TH POWER ELECTRONICS, DRIVE SYSTEMS & TECHNOLOGIES CONFERENCE (PEDSTC), 2017, : 413 - 418
- [10] Modified Synchronized SVPWM Strategies to Reduce Common-Mode Voltage for Three-Phase Voltage Source Inverters at Low Switching Frequency [J]. 2018 21ST INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS), 2018, : 1330 - 1334