A systolic architecture for Hopfield neural networks

Recently the Hopfield Neural Network (HNN) is employed as an optimization tool to solve shortest path problem in communication networks. The hardware implementation of digital Hopfield neural network is an important issue that is considered in this paper. An efficient systolic architecture is proposed for efficient implementing of digital Hopfield neural networks for solving shortest path problem on Field-Programmable-Gate-Array (FPGA) chips. The VHDL hardware description language is employed for hardware modeling of proposed systolic architecture. The results achieved from simulation and hardware synthesizing demonstrates that the proposed systolic architecture has superior performance than relevant architectures in literature for chip area utilization, convergence and maximum operating frequency. (C) 2014 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/1icenses/by-nc-nd/3.00. Peer-review under responsibility of ISEL Institut Superior de Engenharia de Lisboa, Lisbon, PORTUGAL.