Cosimulation of ITRON-based embedded software with SystemC

被引:3
|
作者
Chikada, S [1 ]
Honda, S [1 ]
Tomiyama, H [1 ]
Takada, H [1 ]
机构
[1] Nagoya Univ, Grad Sch Informat Sci, Nagoya, Aichi, Japan
关键词
D O I
10.1109/HLDVT.2005.1568816
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an RTOS-centric timed cosimulation with SystemC for embedded system design. In our cosimulation environment, a SystemC simulator and an RTOS kernel model are communicated and synchronized with each other. Our experiment using a JPEG decoder example demonstrates an improvement in cosimulation speed over traditional HDL-based cosimulation.
引用
收藏
页码:71 / 76
页数:6
相关论文
共 50 条
  • [1] SystemC-based cosimulation for global validation of MOEMS
    Kriaa, L
    Youssef, W
    Nicolescu, G
    Martinez, S
    Levitan, S
    Martinez, J
    Kurzweg, T
    Jerraya, AA
    Courtois, B
    [J]. DESIGN, TEST, INTEGRATION, AND PACKAGING OF MEMS/MOEMS 2002, 2002, 4755 : 64 - 70
  • [2] A SystemC refinement methodology for embedded software
    Chevalier, JM
    de Nanclas, M
    Filion, L
    Benny, O
    Rondonneau, M
    Bois, G
    Aboulhamid, EM
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2006, 23 (02): : 148 - 158
  • [3] Generation of Embedded Hardware/Software from SystemC
    Ouadjaout, Salim
    Houzet, Dominique
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) : 1 - 11
  • [4] Systematic embedded software generation from SystemC
    Herrera, F
    Posadas, H
    Sánchez, P
    Villar, E
    [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 83 - 93
  • [5] Coroutine-Based Synthesis of Efficient Embedded Software From SystemC Models
    Liu, Weichen
    Xu, Jiang
    Muppala, Jogesh K.
    Zhang, Wei
    Wu, Xiaowen
    Ye, Yaoyao
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2011, 3 (01) : 46 - 49
  • [6] Systematic embedded software generation from SystemC.
    Herrera, F
    Posadas, H
    Sánchez, P
    Villar, E
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 142 - 147
  • [7] SystemC cosimulation and emulation of multiprocessor SoC designs
    Benini, L
    Bertozzi, D
    Bruni, D
    Drago, N
    Fummi, F
    Poncino, M
    [J]. COMPUTER, 2003, 36 (04) : 53 - +
  • [8] RTK-spec TRON: A simulation model of an ITRON based RTOS kernel in systemC
    Hassan, MA
    Sakanushi, K
    Takeuchi, Y
    Imai, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 554 - 559
  • [9] Runtime Instrumentation of SystemC/TLM2 Interfaces for Fault Tolerance Requirements Verification in Software Cosimulation
    da Silva, Antonio
    Parra, Pablo
    Polo, Oscar R.
    Sanchez, Sebastian
    [J]. MODELLING AND SIMULATION IN ENGINEERING, 2014, 2014
  • [10] Native binary mutation analysis for embedded software and virtual prototypes in SystemC
    Kuznik, Christoph
    Mueller, Wolfgang
    [J]. 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 290 - 291