RVCar: An FPGA-Based Simple and Open-Source Mini Motor Car System with a RISC-V Soft Processor

被引:0
|
作者
Kanamori, Takuto [1 ]
Odan, Takashi [1 ]
Hirohata, Kazuki [1 ]
Kise, Kenji [1 ]
机构
[1] Tokyo Inst Technol, Sch Comp, Tokyo 1528552, Japan
关键词
FPGA; motor car; Nexys A7; CNN accelerator; RISC-V; soft processor; real time operating system; freeRTOS;
D O I
10.1587/transinf.2022PAP0004
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Deep Neural Network (DNN) is widely used for computer vision tasks, such as image classification, object detection, and segmenta-tion. DNN accelerator on FPGA and especially Convolutional Neural Net-work (CNN) is a hot topic. More research and education should be con-ducted to boost this field. A starting point is required to make it easy for new entrants to join this field. We believe that FPGA-based Autonomous Driving (AD) motor cars are suitable for this because DNN accelerators can be used for image processing with low latency. In this paper, we propose an FPGA-based simple and open-source mini motor car system named RVCar with a RISC-V soft processor and a CNN accelerator. RVCar is suitable for the new entrants who want to learn the implementation of a CNN acceler-ator and the surrounding system. The motor car consists of Xilinx Nexys A7 board and simple parts. All modules except the CNN accelerator are implemented in Verilog HDL and SystemVerilog. The CNN accelerator is converted from a PyTorch model by our tool. The accelerator is written in C++, synthesizable by Vitis HLS, and an easy-to-customize baseline for the new entrants. FreeRTOS is used to implement AD algorithms and ex-ecuted on the RISC-V soft processor. It helps the users to develop the AD algorithms efficiently. We conduct a case study of the simple AD task we define. Although the task is simple, it is difficult to achieve without im-age recognition. We confirm that RVCar can recognize objects and make correct decisions based on the results.
引用
收藏
页码:1999 / 2007
页数:9
相关论文
共 50 条
  • [1] Full Open-Source Implementation of an Academic RISC-V on FPGA
    Navarro-Torrero, Pablo
    Martinez-Rodriguez, Macarena C.
    Barriga-Barros, Angel
    Brox, Piedad
    [J]. 2024 XVI CONGRESO DE TECNOLOGIA, APRENDIZAJE Y ENSENANZA DE LA ELECTRONICA, TAEE 2024, 2024,
  • [2] An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor
    Mashimo, Susumu
    Fujita, Akifumi
    Matsuo, Reoma
    Akaki, Seiya
    Fukuda, Akifumi
    Koizumi, Toru
    Kadomoto, Junichiro
    Irie, Hidetsugu
    Goshima, Masahiro
    Inoue, Koji
    Shioya, Ryota
    [J]. 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 63 - 71
  • [3] An FPGA-based RFID Baseband Processor using a RISC-V Platform
    Ishimaru, Pedro J. A.
    Ferreira, Antonyus P. A.
    Ogg, Vanessa O.
    Accetti, Cecil R. A. M.
    Barros, Edna N. S.
    [J]. 2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [4] Open-Source RISC-V Processor IP Cores for FPGAs - Overview and Evaluation
    Hoeller, Roland
    Haselberger, Dominic
    Ballek, Dominik
    Roessler, Peter
    Krapfenbauer, Markus
    Linauer, Martin
    [J]. 2019 8TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2019, : 122 - 127
  • [5] XiangShan Open-Source High Performance RISC-V Processor Design and Implementation
    Wang, Kaifan
    Xu, Yinan
    Yu, Zihao
    Tang, Dan
    Chen, Guokai
    Chen, Xi
    Gou, Lingrui
    Hu, Xuan
    Jin, Yue
    Li, Qianruo
    Li, Xin
    Lin, Jiawei
    Liu, Tong
    Liu, Zhigang
    Wang, Huaqiang
    Wang, Huizhe
    Zhang, Chuanqi
    Zhang, Fawang
    Zhang, Linjuan
    Zhang, Zifei
    Zhang, Ziyue
    Zhao, Yangyang
    Zhou, Yaoyang
    Zou, Jiangrui
    Cai, Ye
    Huan, Dandan
    Li, Zusong
    Zhao, Jiye
    He, Wei
    Sun, Ninghui
    Bao, Yungang
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (03): : 476 - 493
  • [6] Open-source Validation Suite for RISC-V
    Chupilko, Mikhail
    Kamkin, Alexander
    Protsenko, Alexander
    [J]. 2019 20TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR/SOC TEST, SECURITY AND VERIFICATION (MTV 2019), 2019, : 7 - 12
  • [7] Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era
    Di Mascio, Stefano
    Menicucci, Alessandra
    Gill, Eberhard
    Furano, Gianluca
    Monteleone, Claudio
    [J]. COMPUTER SCIENCE REVIEW, 2021, 39
  • [8] An Open-Source Framework for the Generation of RISC-V Processor plus CGRA Accelerator Systems
    Ling, Xiaoyi
    Notsu, Takahiro
    Anderson, Jason
    [J]. 2021 24TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2021), 2021, : 35 - 42
  • [9] A Comparative Survey of Open-Source Application-Class RISC-V Processor Implementations
    Doerflinger, Alexander
    Albers, Mark
    Kleinbeck, Benedikt
    Guan, Yejun
    Michalik, Harald
    Klink, Raphael
    Blochwitz, Christopher
    Nechi, Anouar
    Berekovic, Mladen
    [J]. PROCEEDINGS OF THE 18TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2021 (CF 2021), 2021, : 12 - 20
  • [10] The Characterization of Errors in an FPGA-Based RISC-V Processor due to Single Event Transients
    Sharma, Jhalak
    Rao, Nanditha
    [J]. MICROELECTRONICS JOURNAL, 2022, 123