A standard and harmonic blocker tolerant receiver front-end using a harmonic rejection differential N-path notch filter and blocks withstand to possible variations

被引:5
|
作者
Zinjanab, Ali Poursaadati [1 ,2 ,5 ]
Jalali, Ali [3 ]
Farshi, Hamed Taghipour [4 ]
机构
[1] Islamic Azad Univ, Ilkhchi Branch, Young Researcher & Elite Club, Ilkhchi, Iran
[2] Shahid Beheshti Univ, Microelect ICD Lab, Tehran, Iran
[3] Shahid Beheshti Univ, Tehran, Iran
[4] Islamic Azad Univ, Ilkhchi Branch, Ilkhchi, Iran
[5] Water & Waste Water Co, East Azarbaijan, Iran
关键词
N-path notch filter; Harmonic rejection N-path notch filter; Noise cancellation; Standard blocker tolerant; Harmonic blocker tolerant; Wideband receiver front-end;
D O I
10.1016/j.aeue.2020.153356
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Harmonic rejection differential N-path notch filter has been used as a miller passive filter along with low noise amplifier in this paper. By using it, both the standard and harmonic blockers are rejected at the RF input node and after the antenna. The noise figure of the front-end at the presence of standard and harmonic blockers (0 dBm) is less than 10 dB inside the whole RF bandwidth of front-end. The total power consumption, conversion gain and harmonic rejection are less than 33.15 (mW), and more than 66.5 and 80 (dB) over the RF bandwidth, respectively. Moreover, the proposed architecture is robust to the temperature and power supply variations such that the NF is less than 4.3 and 3.97 (dB) over the temperature and power supply changes, respectively. The proposed structure has been analyzed and simulated at the schematic level using CMOS 90 nm technology with a 1.5 V voltage supply. (C) 2020 Elsevier GmbH. All rights reserved.
引用
收藏
页数:12
相关论文
共 24 条
  • [1] A Blocker-Tolerant RF Front End With Harmonic-Rejecting N-Path Filter
    Xu, Yang
    Zhu, Jianxun
    Kinget, Peter R.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) : 327 - 339
  • [2] Reconfigurable N-Path RF Front-end Filter with Improved Blocker Rejection
    Hasan, Md. Naimul
    Aggarwal, Sudhir
    Gu, Qun Jane
    Liu, Xiaoguang
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 69 - 72
  • [3] A Low Power Ultra-Wideband RF Receiver Front-End using a Differential N-Path Notch Filter
    Zinjanab, Ali Poursaadati
    Shams, Nakisa
    Nabki, Frederic
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [4] A Blocker-Tolerant RF Front End with Harmonic-Rejecting N-Path Filtering
    Xu, Yang
    Zhu, Jianxun
    Kinget, Peter R.
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 39 - 42
  • [5] A Wideband RF Receiver Using a Harmonic Rejection N-path Notch Filter for 5G Applications
    Shams, Nakisa
    Nabki, Frederic
    2021 19TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2021,
  • [6] A 6 GHz 130 nm CMOS Harmonic Recombination RF Receiver Front-End Using N-Path Filtering
    Shams, Nakisa
    Abbasi, Arash
    Nabki, Frederic
    2020 18TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS'20), 2020, : 58 - 61
  • [7] A Blocker-Tolerant Two-Stage Harmonic-Rejection RF Front-End
    Ul Haq, Faizan
    Englund, Mikko
    Antonov, Yury
    Stadius, Kari
    Kosunen, Marko
    Ostman, Kim B.
    Koli, Kimmo
    Ryynanen, Jussi
    2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2019, : 203 - 206
  • [8] A Wideband Receiver Front-end using Active/Passive N-Path Mixers
    Elmi, Mohammad
    Aghajani, Armin
    Nokandi, Mostafa Jafari
    Jalali, Ali
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1650 - 1654
  • [9] A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator
    Ali Poursaadati Zinjanab
    Mohammad Elmi
    Ali Jalali
    Analog Integrated Circuits and Signal Processing, 2018, 97 : 579 - 591
  • [10] A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator
    Zinjanab, Ali Poursaadati
    Elmi, Mohammad
    Jalali, Ali
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (03) : 579 - 591