A Low-Power High-Radix Switch Fabric Based on Low-Swing Signaling and Partially-Activated Input Lines

被引:0
|
作者
Song, Dogyoon [1 ]
Kim, Jaeha [1 ]
机构
[1] Seoul Natl Univ, Dept Elect & Comp Engn, Interuniv Semicond Res Ctr, Seoul, South Korea
关键词
high-radix crossbar switch; network-on-chips; low-swing signaling; SRAM;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Increasing power density of CMOS ICs and growing complexity of network-on-chips (NoCs) call for energy-efficient, high-radix crossbar switches. This paper demonstrates a design of radix-64 crossbar switch adopting SRAM circuit techniques: low-swing signaling on the bitline and pulse width control on the wordline. By reducing the voltage swing on the high-capacitance wires, both the power and speed can be significantly improved compared to those of a basic matrix-type implementation. The detailed circuit analysis and simulation considering the physical constraints such as wire loading shows that a prototype crossbar switch designed in 45nm CMOS can operate at 2-GHz with 34-FO4 latency and 55.6-fJ/cycle energy efficiency.
引用
收藏
页数:4
相关论文
共 22 条
  • [1] A Low-Power High-Radix Switch Fabric Based on Low-Swing Signaling and Partially-Activated Input Lines
    Song, Dogyoon
    Kim, Jaeha
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] Design of Low-Power High-Radix Switch Fabric with Partially-Activated Input and Output Lines
    Ryoo, Jihyun
    Son, Seuk
    Kim, Jaeha
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 227 - 230
  • [3] A low-power high-radix serial-parallel multiplier
    Crookes, Danny
    Jiang, Richard M.
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 460 - 463
  • [4] Mixed Radix-2 and High-Radix RNS Bases for Low-Power Multiplication
    Kouretas, Ioannis
    Paliouras, Vassilis
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 93 - 102
  • [5] HIGH-RADIX RESIDUE ARITHMETIC BASES FOR LOW-POWER DSP SYSTEMS
    Kouretas, I.
    Paliouras, V.
    2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 693 - 698
  • [6] Low-Swing Self-Timed Regenerators for High Speed and Low-Power On-Chip Global Interconnects
    Rezaei, Hossein
    Moghaddam, Soodeh Aghli
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 188 - 192
  • [7] High-speed low-power on-chip global interconnects using low-swing self-timed regenerators
    Rezaei, Hossein
    Moghaddam, Soodeh Aghli
    Rahmati, Abdolreza
    MICROELECTRONICS JOURNAL, 2016, 58 : 76 - 82
  • [8] High Performance CMOS Driver-Receiver Pair Using Low-Swing Signaling for Low Power On-Chip Interconnects
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 499 - +
  • [9] Novel programmable FIR filter based on higher radix recoding for low-power and high-performance applications
    Chen, Hsiao-Yun
    Jou, Shyh-Jye
    2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL III, PTS 1-3, PROCEEDINGS, 2007, : 1473 - +
  • [10] A high speed multi-input comparator with clocking-charge based for low-power systems
    Hsia, SC
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 130 - 133