Fast and Accurate Fractional Frequency Synthesizer in 0.18μm Technology

被引：0

作者：

Ghasemzadeh, Mehdi ^{[1
]}

Soltani, Arefeh ^{[2
]}

Akbari, Amin ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran

[2] Urmia Grad Inst, Orumiyeh, Iran

来源：

2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES) | 2015年

关键词：

5-bit control signal; frequency synthesizer; Ring oscillator; CLOCK-GENERATOR; HIGH-SPEED;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A 900MHz frequency synthesizer is presented in this article. The purpose of the proposed architecture is to minimize lock time in Phase-Locked Loops (PLLs). The structure has been simulated by HSPICE software in a typical 0.18um CMOS technology at the supply voltage of 1.8V. Simulation results prove that the designed frequency divider locks instantly that is a lower lock time compared to conventional PLLs.

引用

页码：330 / 333

页数：4

共 50 条

[1] A Σ-Δ FRACTIONAL-N FREQUENCY SYNTHESIZER IN 0.18μM CMOS TECHNOLOGY
Zhang, Changchun
Song, Wei
Zheng, Libo
Guo, Yufeng
Bai, Gang
Chen, Jing
Zhao, Jiang
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[2] A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-/μm CMOS technology
Lee, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 566 - 573
[3] A Ku-band frequency synthesizer in 0.18-μm CMOS technology
Peng, Yu-Hsun
Lu, Liang-Hung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2007, 17 (04) : 256 - 258
[4] A 900 MHz fractional-N synthesizer for UHF transceiver in 0.18μm CMOS technology
毛旭瑞
黄北举
陈弘达
Journal of Semiconductors, 2014, 35 (12) : 98 - 104
[5] A 900 MHz fractional-N synthesizer for UHF transceiver in 0.18μm CMOS technology
毛旭瑞
黄北举
陈弘达
Journal of Semiconductors, 2014, (12) : 98 - 104
[6] A Verilog-A Based Fractional Frequency Synthesizer Model for Fast and Accurate Noise Assessment
Gonzalez-Diaz, Victor R.
Munoz-Pacheco, Jesus M.
Espinosa-Flores-Verdad, Guillermo
Sanchez-Gaspariano, Luis A.
RADIOENGINEERING, 2016, 25 (01) : 89 - 97
[7] Design of a low power GPS receiver in 0.18 μm CMOS technology with a ΣΔfractional-N synthesizer
Di Li
Yin-tang Yang
Jiang-an Wang
Bing Li
Qiang Long
Jary Wei
Nai-di Wang
Lei Wang
Qian-kun Liu
Da-long Zhang
Journal of Zhejiang University SCIENCE C, 2010, 11 : 444 - 449
[8] Design of a low power GPS receiver in 0.18 μm CMOS technology with a ΣΔ fractional-N synthesizer
Di LI 1
Frontiers of Information Technology & Electronic Engineering, 2010, (06) : 444 - 449
[9] Design of a low power GPS receiver in 0.18 μm CMOS technology with a ΣΔ fractional-N synthesizer
Di LI Yintang YANG Jiangan WANG Bing LI Qiang LONG Jary WEI Naidi WANG Lei WANG Qiankun LIU Dalong ZHANG School of Microelectronics Xidian University Xian China Huaxun Microelectronics Corporation Xian China
Journal of Zhejiang University-Science C(Computer & Electronics), 2010, 11 (06) : 444 - 449
[10] A 900 MHz fractional-N synthesizer for UHF transceiver in 0.18 mu m CMOS technology
Mao Xurui
Huang Beiju
Chen Hongda
JOURNAL OF SEMICONDUCTORS, 2014, 35 (12)

← 1 2 3 4 5 →