Enhancing RISC-V Vector Extension for Efficient Application of Post-quantum Cryptography

被引:1
|
作者
Zhao, Yifan [1 ]
Kuang, Honglin [1 ]
Sun, Yi [1 ]
Yang, Zhen [1 ]
Chen, Chen [2 ]
Meng, Jianyi [2 ]
Han, Jun [1 ]
机构
[1] Fudan Univ, State Key Lab Integrated Chips & Syst, Shanghai, Peoples R China
[2] Alibaba Cloud, T Head Div, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
Post-quantum cryptography; RISC-V; Vector Architecture; ISA Extension;
D O I
10.1109/ASAP57973.2023.00014
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a cryptography extension built on RISC-V Vector Extension for efficient application of lattice-based post-quantum cryptography, offering custom instructions that can perform vectorized operations on polynomials of variable length and data width. We use micro-operation architecture to simplify the execution of variable-latency vector instructions and propose fracturable modular arithmetic units to support operations on variable coefficient width. On this basis, a vector unit is designed, achieving significant speed-up compared to the state-of-the-art counterparts for number-theoretic-transform-based polynomial multiplication. This cryptography extension is further integrated into the gem5 simulator to evaluate CRYSTALS-Kyber and CRYSTALS-Dilithium; results outperform the state-of-the-art implementations with more than 2.3x improvement in cycle count.
引用
收藏
页码:10 / 17
页数:8
相关论文
共 50 条
  • [1] Post-Quantum Cryptography Coprocessor for RISC-V CPU Core
    Lee, Jihye
    Kim, Whijin
    Kim, Sohyeon
    Kim, Ji-Hoon
    [J]. 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [2] Exploring the RISC-V Vector Extension for the Classic McEliece Post-Quantum Cryptosystem
    Pircher, S.
    Geier, J.
    Zeh, A.
    Mueller-Gritschneder, D.
    [J]. PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 401 - 407
  • [3] Risq-v: Tightly coupled risc-v accelerators for post-quantum cryptography
    Fritzmann, Tim
    Sigl, Georg
    Sepúlveda, Johanna
    [J]. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (04): : 239 - 280
  • [4] VPQC: A Domain-Specific Vector Processor for Post-Quantum Cryptography Based on RISC-V Architecture
    Xin, Guozhu
    Han, Jun
    Yin, Tianyu
    Zhou, Yuchao
    Yang, Jianwei
    Cheng, Xu
    Zeng, Xiaoyang
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (08) : 2672 - 2684
  • [5] Accelerated RISC-V for Post-Quantum SIKE
    Elkhatib, Rami
    Koziel, Brian
    Azarderakhsh, Reza
    Kermani, Mehran Mozaffari
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (06) : 2490 - 2501
  • [6] Post-Quantum Signatures on RISC-V with Hardware Acceleration
    Karl, Patrick
    Schupp, Jonas
    Fritzmann, Tim
    Sigl, Georg
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (02)
  • [7] RISC-V Extension for Lightweight Cryptography
    Tehrani, Etienne
    Graba, Tarik
    Merabet, Abdelmalek Si
    Danger, Jean-Luc
    [J]. 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), 2020, : 222 - 228
  • [8] Efficient Cryptography on the RISC-V Architecture
    Stoffelen, Ko
    [J]. PROGRESS IN CRYPTOLOGY - LATINCRYPT 2019, 2019, 11774 : 323 - 340
  • [9] RISC-V Galois Field ISA Extension for Non-Binary Error-Correction Codes and Classical and Post-Quantum Cryptography
    Kuo, Yao-Ming
    Garcia-Herrero, Francisco
    Ruano, Oscar
    Maestro, Juan Antonio
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (03) : 682 - 692
  • [10] Efficient Support of the Scan Vector Model for RISC-V Vector Extension
    Lai, Hung-Ming
    Lee, Jenq-Kuen
    [J]. 51ST INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS PROCEEDINGS, ICPP 2022, 2022,